Table of Contents
Advertisement
www.ti.com
5.34
12-Bit DAC, Linearity Specifications
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see
PARAMETER
Resolution
INL
Integral nonlinearity
DNL
Differential nonlinearity
Offset voltage without calibration
E
O
Offset voltage with calibration
d
/d
Offset error temperature coefficient
E(O)
T
(1)
E
Gain error
G
d
/d
Gain temperature coefficient
E(G)
T
t
Time for offset calibration
Offset_Cal
(1) Parameters calculated from the best-fit curve from 0x0A to 0xFFF. The best-fit curve method is used to deliver coefficients "a" and "b" of
the first order equation: y = a + b × x. V
(2) The offset calibration works on the output operational amplifier. Offset calibration is triggered by setting bit DAC12CALON.
(3) The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with DAC12AMPx =
{0, 1}. TI recommends that the DAC12 module be configured before initiating calibration. Port activity during calibration may effect
accuracy and is not recommended.
DAC Output
Figure 5-26. Linearity Test Load Conditions and Gain and Offset Definition
Copyright © 2006–2015, Texas Instruments Incorporated
Product Folder Links:
MSP430FG4619, MSP430FG4618, MSP430FG4617, MSP430FG4616
MSP430CG4619, MSP430CG4618, MSP430CG4617, MSP430CG4616
TEST CONDITIONS
12-bit monotonic
V
= 1.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
(1)
V
= 2.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
V
= 1.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
(1)
V
= 2.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
V
= 1.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
(1) (2)
V
= 2.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
V
= 1.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
(1) (2)
V
= 2.5 V,
ref
DAC12AMPx = 7, DAC12IR = 1
(1)
V
= 1.5 V
REF
V
= 2.5 V
REF
(1)
DAC12AMPx = 2
(3)
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
= E
+ (1 + E
DAC12_xOUT
O
R Load =
AV CC
2
C Load = 100pF
Submit Documentation Feedback
MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619
MSP430CG4618 MSP430CG4617 MSP430CG4616
SLAS508J – APRIL 2006 – REVISED JUNE 2015
V
CC
2.2 V
3 V
2.2 V
3 V
2.2 V
3 V
2.2 V
3 V
2.2 V, 3 V
2.2 V
3 V
2.2 V, 3 V
2.2 V, 3 V
) × (Ve
/4095) × DAC12_xDAT, DAC12IR = 1.
G
REF+
DAC V OUT
V R+
Ideal transfer
function
Offset Error
Positive
Negative
Figure
5-26)
MIN
TYP
MAX
UNIT
12
bits
±2.0
±8.0
LSB
±0.4
±1.0
LSB
±21
mV
±2.5
±30
µV/°C
±3.5
%FSR
ppm of
10
FSR/°C
100
32
ms
6
Gain Error
DAC Code
Specifications
39
Advertisement
Table of Contents
