Power V-Core 1; Power V-Core 2 - Clevo P170EM Service Manual

Hide thumbs Also See for P170EM:
Table of Contents

Advertisement

Schematic Diagrams
Sheet 45 of 61

Power V-Core 1

B - 46 Power V-Core 1
Downloaded from
www.Manualslib.com
Power V-Core 1
IMON
VCORE_1
PR38
PC44
23.7K_1%_04
0.1u_10V_X5R_04
A_GND
A_GND
TSENSE
6
VCORE_VSS_SENSE
PC56
B~3964
6
VCORE_VCC_SENSE
6,46
VCORE
A_GND
PUT COLSE
TO VCORE
HOT SPOT
4
H_PROCHOT#
PR345
22
DELAY _PWRGD
VR_ON
5VS
PR71
2.2_06
TSENSEA
PC290
B~3964
A_GND
PUT COLSE
TO VCORE
HOT SPOT
7
VSS_GT_SENSE
7
VCC_GT_SENSE
46
V_GT
1.05VS_VTT
PR60
PR63
PR61
130_1%_04
*75_04
54.9_1%_04
H_CPU_SVIDDAT
6
H_CPU_SVIDDAT
6
H_CPU_SVIDALRT#
H_CPU_SVIDALRT#
6
H_CPU_SVIDCLK
H_CPU_SVIDCLK
manuals search engine
PR50 10_04
PC47 680p_50V_X7R_04
PR47 1.21K_1%_04
PR49
24.9k_1%_04
PC49
5600p_50V_X7R_04
A_GND
PR55
PC53
100p_50V_NPO_04
PC45
22p_50V_NPO_04
24.9_1%_04
PR46
1K_04
PR42
PC43
CLOSE TO CPU SOCKET
3.01K_1%_04
PR160
100_04
PR43
21K_1%_04
PR53
0_04
PC55
1000p_50V_X7R_04
PR57
0_04
VR1_CSREF
PR16
100_04
PR30
*15mil_short
3.3VS
A_GND
A_GND
PU4
PR344
PR62
10K_04
10K_04
1
VSP
CSN2
TSENSE
TSENSE
TSENSE
TSENSE
TSENSE
2
3
TSENSE
CSP2
NCP6131S
VRHOT#
CSN3
H_CPU_SVIDDAT
4
SDIO
CSP3
H_CPU_SVIDCLK
5
6
SCLK
CSN1
H_CPU_SVIDALRT#
ALERT#
CSP1
7
*15mil_short
VR_RDY
VR_RDY
DRON
VR_RDY A
8
PR65 0_04
VR_RDY A
PWM1/ADDR
9
10
ENABLE
PWM3/VBOOT
6131_VCC
VCC
PWM2/ISHED
11
PR58
10K_04
VIN
A_GND
ROSC
IMAX
12
PR67
VRMP
PWMA/IMAXA
1K_04
TSENSEA
13
TSENSEA
VBOOTA
PC57
PC58
PR66
1u_6.3V_X5R_04
*14K_04
0.01u_50V_X7R_04
PJ10
*6mil
A_GND
A_GND
IMONA
PC291
PR351
PC292
1000p_50V_X7R_04
30K_1%_04
0.1u_10V_X5R_04
A_GND
A_GND
PR354
15K_1%_04
DIFFOUTA
CLOSE TO CPU SOCKET
PR357
PR358
100_04
PC296
68P_50V_NPO_04
PR360
0_04
PR361
1K_04
PC299
FBA
PC298
1000p_50V_X7R_04
PC300
PR362
0_04
PR363
3.01K_1%_04
PR364
100_04
PR69
*10K_04
VR_ON
3.3VS
1
2
2,4,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,29,30,31,33,34,35,36,37,38,41,48
PJ4
*6mil
VR_ON
15,22,35
ALL_SY S_PWRGD
PR70
*15mil_short
B~4350
CSCOMP
DROOP
PR40
1.21K_1%_04
PC41 1000p_50V_X7R_04
PUT COLSE
RT1
TO VCORE
1
2
D03 modify
Phase 1
120K -> 137K
100K_NTC_06_A
Inductor
PR35
137K_1%_06
CSP1
PR34
75K_04
PR36
137K_1%_06
CSP2
3300p_50V_X7R_04
PR39
PR37
137K_1%_06
CSP3
165K_1%_06
PC39
1200p_50V_X7R_04
PC40
330p_50V_X7R_04
CSSUM
PR22
10_04
CSN1
46
PR32
10_04
CSN2
46
PR20
10_04
CSN3
46
PC38
5VS
1000p_50V_X7R_04
PR33
2 Pha se :0 ohm
A_GND
*0_04
3 Pha se :DNP
39
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
CSN2
38
CSPP2
CSPP2
CSPP2
CSPP2
CSPP2
CSPP2
CSPP2
CSPP2
CSPP2
CSPP2
37
CSN3
CSN3
CSN3
CSN3
CSN3
CSN3
CSN3
CSN3
CSN3
CSN3
36
CSPP3
CSPP3
CSPP3
CSPP3
CSPP3
CSPP3
CSPP3
CSPP3
CSPP3
CSPP3
35
CSN1
34
CSPP1
33
DRON
DRON
DRON
DRON
DRON
DRON
DRON
DRON
DRON
DRON
32
31
30
VR1_PWM2 46
29
28
VR1_PWMA
VR1_PWMA 46
27
VBOOTA
PR346
5VS
*0_04
PR27
PR26
PR348
PR347
75k_1%_04
*0_04
10K_04
20.5K_1%_1/16W_04
OPTION:
DISALBE
PR349
A_GND
A_GND
A_GND
PJ27
V_GT
ICC_MAX_21h
*6mil
113K_1%_04
=R*10uA*256A/2V
A_GND
20100805
A_GND
CSNA
CSPPA
CSPPA
CSPPA
PC293
CSSUMA
PR352
61.9K_1%_06
CSPA
46
CSCOMPA
PC294
470p_50V_X7R_04
PR353 5.49K_1%_04
D03 modify
PR352 115K -> 62K
COMPA
PC295
1000p_50V_X7R_04
PC295 270p -> 1000p
PR355
PR356
10_04
75K_1%_04
165K_1%_06
RT4
CSCOMPA
1
2
PR359
1.21K_1%_04
B~4350
100p_50V_NPO_04
100K_NTC_06_A
3300p_50V_X7R_04
PUT COLSE
TO V_GT
Inductor
3.3VS
3,4,6,25,26,27,44,48
1.05VS_VTT
14,15,40,41,42,43,46,47,48
VIN
14,15,17,19,20,23,26,27,30,31,33,34,36,37,41,46,48
5VS
VR1_CSREF
Quad 45W CPU
VID1=0.9V
46
IccMa x=94A
46
46
R_LL=1.9m ohm
OCP~120A
CSN2
46
PC30
0.047u_10v _X7R_04
PR19
5.49K_1%_04
CSP2
46
CSN3
46
PC31
0.047u_10v _X7R_04
PR21
5.49K_1%_04
CSP3
46
CSN1
CSN1
CSN1
CSN1
CSN1
CSN1
46
PC32
0.047u_10v _X7R_04
PR23
5.49K_1%_04
CSP1
46
DRON
46
VR1_PWM1 46
VR1_PWM3 46
PR24
10K_04
PR25
10K_04
A_GND
PR219
113K_1%_04
A_GND
CSNA
46
0.047u_10V_X7R_04
CSPA
46
DROOPA
CSNA
PC297 1000p_50V_X7R_04

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents