Lc87F1Hc8Af5Bt3Wa-2H (Ye724A00) Usb Microcontroller; Lm3S808-Iqn50-C2T (Yd930A00) Main Microcontroller - Yamaha STAGEPAS 600i Service Manual

Hide thumbs Also See for STAGEPAS 600i:
Table of Contents

Advertisement

LC87F1HC8AF5BT3WA-2H (YE724A00) USB MICROCONTROLLER

PIN
NAME
I/O
NO.
1
P73
I/O
INT3 input (input with noise filter)/timer 0 event input/
timer 0H capture input/IR remote controller receiver input
2
RES
I
Reset pin
3
XT1
I
General-purpose input port
4
XT2
I/O
General-purpose I/O
5
V
1
-
- Power supply
SS
6
CF1
I
Ceramic/crystal resonator input
7
CF2
O
Ceramic/crystal resonator output
8
V
1
-
+ Power supply
DD
9
SO0
I/O
SIO0 data output
10
SI0
I/O
SIO0 data input/bus input/output
11
SCK0
I/O
SIO0 clock input/output
12
SO1
I/O
SIO1 data output
13
SI1
I/O
SIO1 data input/bus input/output
14
SCK1
I/O
SIO1 clock input/output
15
P16
I/O
Timer 1 PWML output
16
P17
I/O
Timer 1 PWMH output/beeper output
17
PWM1
I/O
Audio interface master clock output
18
PWM0/MCLKO
I/O
Audio interface master clock output
19
V
2
-
+ Power supply
DD
20
V
2
-
- Power supply
SS
21
P00
I/O
AD converter input ports
22
P01
I/O
23
P02
I/O
AD converter input ports
24
P03
I/O
Onchip debugger pins
25
P04
I/O
26
SDAT
I/O
System clock output/audio interface SDAT input/output
27
BCLK
I/O
Timer 6 toggle output/audio interface BCLK input/output
28
LRCK
I/O
Timer 7 toggle output/audio interface LRCK input/output
29
P20
I/O
INT4 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input
INT6 input/timer 0L capture 1 input
30
P21
I/O
INT4 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input

LM3S808-IQN50-C2T (YD930A00) MAIN MICROCONTROLLER

PIN
NAME
I/O
NO.
1
ADC0
I
Analog Analog-to-digital converter input 0.
2
ADC1
I
Analog Analog-to-digital converter input 1.
3
ADC2
I
Analog Analog-to-digital converter input 2.
4
ADC3
I
Analog Analog-to-digital converter input 3.
5
RST
I
TTL System reset input.
6
LDO
-
Low drop-out regulator output voltage. This
pin requires an external capacitor between
the pin and GND of 1 μF or greater.
7
VDD
-
Power Positive supply for I/O and some logic.
8
GND
-
Power Ground reference for logic and I/O pins.
9
OSC0
I
Analog Main oscillator crystal input or an
external clock reference input.
10
OSC1
O
Main oscillator crystal output. Leave unconnected
when using a single-ended clock source.
11
PC7/CCP4
I/O
GPIO port C bit 7./Capture/Compare/PWM 4.
12
PC6/CCP3
I/O
GPIO port C bit 6./Capture/Compare/PWM 3.
13
PC5/CCP1
I/O
GPIO port C bit 5./Capture/Compare/PWM 1.
14
PC4
I/O
GPIO port C bit 4.
15
VDD
-
Positive supply for I/O and some logic.
16
GND
-
Ground reference for logic and I/O pins.
17
PA0/
I/O
GPIO port A bit 0./
U0Rx
I
UART module 0 receive.
18
PA1/
I/O
GPIO port A bit 1./
U0Tx
O
UART module 0 transmit.
19
PA2/SSIClk
I/O
GPIO port A bit 2./SSI clock.
20
PA3/SSIFss
I/O
GPIO port A bit 3./SSI frame.
21
PA4/
I/O
GPIO port A bit 4./
SSIRx
I
SSI receive.
22
PA5/
I/O
GPIO port A bit 5./
SSITx
O
SSI transmit.
23
VDD
-
Positive supply for I/O and some logic.
24
GND
-
Ground reference for logic and I/O pins.
25
PD0
I/O
GPIO port D bit 0.
PIN
FUNCTION
NO.
PIN
FUNCTION
NO.
NAME
I/O
31
P22
I/O
INT4 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input
SIO4 data input/output/parallel interface RD output
32
P23
I/O
INT4 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input
SIO4 data input/output/parallel interface WR output
33
P24
I/O
INT5 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input
SIO4 clock input/output/INT7 input/timer 0H capture 1 input
34
P25
I/O
INT5 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input
SIO9 data input/output/parallel interface RD9 output
35
P26
I/O
INT5 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input
SIO9 data input/output/parallel interface WR9 output
36
P27
I/O
INT5 input/HOLD reset input/timer 1 event input/
timer 0L capture input/timer 0H capture input
SIO9 clock input/output
37
UHD-
I/O
USB data I/O pin UHD-/general-purpose I/O port
38
UHD+
I/O
USB data I/O pin UHD+/general-purpose I/O port
39
V
3
-
USB reference voltage
DD
40
V
3
-
- Power supply
SS
41
UFILT
I/O
USB interface PLL filter pin
42
AFILT
I/O
Audio interface PLL filter pin
43
P32
I/O
44
URX1
I/O
UART1 receive
45
UTX1
I/O
UART1 transmit
46
P70
I/O
INT0 input/HOLD reset input/timer 0L
capture input/watchdog timer output
47
P71
I/O
INT1 input/HOLD reset input/timer 0H capture input
48
P72
I/O
INT2 input/HOLD reset input/timer 0 event input/
timer 0L capture input/high speed clock counter input
NAME
I/O
26
PD1
I/O
GPIO port D bit 1.
27
PD2/
I/O
GPIO port D bit 2./
U1Rx
I
UART module 1 receive.
28
PD3/
I/O
GPIO port D bit 3./
U1Tx
O
UART module 1 transmit.
29
PB0/CCP0
I/O
GPIO port B bit 0./Capture/Compare/PWM 0.
30
PB1/CCP2
I/O
GPIO port B bit 1./Capture/Compare/PWM 2.
31
GND
-
Ground reference for logic and I/O pins.
32
VDD
-
Positive supply for I/O and some logic.
33
PB2/I2CSCL
I/O
GPIO port B bit 2./I2C clock.
34
PB3/I2CSDA
I/O
GPIO port B bit 3./I2C data.
35
PE0
I/O
GPIO port E bit 0.
36
PE1
I/O
GPIO port E bit 1.
37
PC3/
I/O
GPIO port C bit 3./
TDO/SWO
O
JTAG TDO and SWO.
38
PC2/
I/O
GPIO port C bit 2.
TDI
I
JTAG TDI.
39
PC1/
GPIO port C bit 1./
I/O
SWDIO/TMS
JTAG TMS and SWDIO.
40
PC0/
I/O
GPIO port C bit 0.
SWCLK/TCK
I
JTAG/SWD CLK.
41
PB7/
I/O
GPIO port B bit 7.
TRST
I
JTAG TRST.
42
PB6/
I/O
GPIO port B bit 6.
C0+
I
Analog comparator 0 positive input.
43
PB5/CCP5
I/O
GPIO port B bit 5./Capture/Compare/PWM 5.
44
PB4/
I/O
GPIO port B bit 4.
C0-
I
Analog comparator 0 negative input.
45
ADC7
I
Analog-to-digital converter input 7.
46
ADC6
I
Analog-to-digital converter input 6.
47
ADC5
I
Analog-to-digital converter input 5.
48
ADC4
I
Analog-to-digital converter input 4.
STAGEPAS 600i
DSP: IC601
FUNCTION
DSP: IC505
FUNCTION
23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents