Yamaha RX-V2600 Service Manual page 113

Av receiver/av amplifier
Hide thumbs Also See for RX-V2600:
Table of Contents

Advertisement

A
B
C
SCHEMATIC DIAGRAM (D-VIDEO 2/2)
IC601: µPC2905AT-E1-AZ
1
THREE-TERMINAL LOW DROPOUT VOLTAGE REGULATOR
1
INPUT
Safe operating
area protection
Start-up
Reference
circuit
voltage
Error
Saturation
Drive
protection
amp.
circuit
3
OUTPUT
Thermal
shut down
Over current
protection
GND
2, 4
2
3
0
0
0.1
0
1.7
0
0.2
A/D DECODE
0
0
1.9
1.3
3.4
4
1.7
2.1
0
1.0
1.3
0.7
0
0
0
0.3
0
5
6
3.4
0.2
3.4
2.8
2.6
2.6
0
2.6
2.7
1.5
0.1
IC502: YGV619
0.1
0
OSD display controller
1.8
0.1
7
3.5
D31-0
0.1
0.1
A23-2
~
0
CSREG
0
CSMEM
0
DREQ
RD
0
DRAWING
CPU
A1
/
WR3
PROCESSOR
INTERFACE
0
UNIT
WR2-0
0.1
3.5
WAIT
3.5
0
READY
INT
2.7
RESET
2.6
0
2.6
SYCKIN
3.5
2.6
SYCKOUT
VIDEO
2.6
CAPTURE
2.6
FSC
CONTROLLER
2.6
2.7
CSYNC
1.5
8
0.1
HSYNC
0.1
HSIN
1.5
CRT
0
VSIN
CONTROLLER
0.1
0.1
0.1
DCKIN
3.5
0.1
DCKOUT
PIXEL
1.8
GCKIN
DATA
0
3.2
CONTROLLER
3.4
DRI[5:0]
DGI[5:0]
3.5
0
DBI[5:0]
1.8
3.5
9
# All voltages are measured with a 10MΩ/V DC electronic volt meter.
# Components having special characteristics are marked s and must be replaced
10
with parts having specifications equal to those originally installed.
# Schematic diagram is subject to change without notice.
D
E
F
IC602: NJM2885DL1-33
IC603: NJM2845DL1-33
IC606: NJM2885DL1-18
Low dropout voltage regulator
Low dropout voltage regulator
Low dropout voltage regulator
VIN
1
3
VOUT
VIN
V OUT
VIN
1
1
3
Thermal
Thermal
Protection
Protection
Bandgap
Bandgap
Reference
Reference
GND
2
GND
2
GND
2
-5.0
-5.0
0
0.1
3.4
0.1
5.0
1.4
0
0
0.1
1.4
0
0
0
1.4
ENCODE D/A
5.0
1.8
0
0.1
0.5
0
0.1
0
0.1
2.6
3.4
0
0.1
0.8
0.1
2.6
0.1
0
0.1
0.5
2.5
0
0
1.8
0.1
0
1.4
0
0
0.1
1.4
0
5.0
3.4
3.4
2.6
0
2.6
2.7
B-3
0
0
3.4
3.2
0
3.4
3.4
0.1
0
2.0
0
~
0.1
0.1
0.1
3.2
0
3.2
3.4
0
0
0
3.4
SDRAM
3.4
0
0.1
0.1
3.4
0
0.1
0.1
0.1
0.1
3.5
0
0
0.1
3.4
1.8
0.1
0.1
0.1
3.4
3.4
0
GUI PROCESSOR
0.1
0.1
0
0.1
0.1
3.4
0
3.4
3.5
0.1
0.1
0.1
3.4
0.1
0
0.1
0.1
0.1
3.4
0
3.4
0.1
3.4
1.8
0.1
3.4
3.4
0.1
0.1
0.1
0.1
0.1
0.7
0.1
0
0.1
0.1
3.4
0.1
3.5
0.1
0.1
0.1
0.1
0.1
SDQ31-0
0.1
0.1
0.1
0.1
3.4
0
SA12-0
0.1
SBA1-0
0
0
0
SDRAM
0.1
0
SCS
INTERFACE
0.1
0
0
0.1
0
0
RAS
0
3.5
0
3.4
CAS
3.5
0
0
3.5
0
0
0
WE
3.5
0
3.4
5.0
0
DQM3-0
0
0
0
0
0
0
SDCLK
0
3.4
0
5.0
1.5
0
0
5.0
1.8
0
0
3.4
1.6
0
2.4
2.0
1.3
1.9
2.1
0
1.5
1.8
AT1-0
1.6
3.5
GCKOUT
2.2
DRO[5:0]
1.9
1.2
DGO[5:0]
1.9
1.9
DBO[5:0]
0
DAC
R, G, B
Page 103
I2
to FUNCTION (1)_CB313
IC513~515, 531~533, 607~609: SN74LVC541APWR
Octal buffer/driver
OE1
1
20
V
CC
1
OE1
A1
2
19
OE2
19
IC516: SN74LV00APWR
A2
3
18
Y1
OE2
A3
4
17
Y2
Quadruple 2-input positive-NAND gate
A4
5
16
Y3
2
18
A5
6
15
Y4
A1
Y1
A6
7
14
Y5
A7
8
13
Y6
1A
1
14
Vcc
A8
9
12
Y7
To Seven Other Channels
1B
2
13
4B
GND
10
11
Y8
1Y
3
12
4A
2A
4
11
4Y
2B
5
10
3B
2Y
6
9
3A
GND
7
8
3Y
G
H
IC604: NJM2391DL1-33
IC610: SN74LVC74APWR
IC605: NJM2391DL1-25
Dual positive-edge-triggered D-type flip-flop
Low dropout voltage regulator
3
VOUT
PRE
Thermal
CLK
Protection
Bandgap
Reference
CLR
SDRAM
0.1
3.4
0.1
3.2
0.1
0.1
3.4
0
0
1.6
0.5
0
0.5
0.1
3.4
0.1
0.1
0.1
3.4
I/P CONVERTER
0
2.6
0.1
0
1.8
1.2
2.6
0
3.4
2.7
3.4
0
2.6
3.4
1.2
2.6
3.4
3.4
2.6
0.1
0.1
2.6
3.4
0.1
2.6
3.4
0.1
2.6
0.1
0.1
0
2.7
0.1
0
1.8
0.1
~
2.5
0.1
0.1
0.1
2.5
0.1
0.1
0.1
0.1
0
0.1
1.8
3.4
3.4
0.1
0.1
0.1
0.1
0.1
0.1
1.5
0.1
0.1
3.4
0.1
3.2
3.4
3.4
0.1
3.4
0.2
3.4
3.4
3.4
3.4
0
0.2
3.4
3.3
3.3
0
0.2
0
0.2
0.2
0
0
1.5
3.4
2.1
3.4
1.9
3.4
1.3
0.2
2.0
3.4
3.4
3.4
0.1
3.4
3.4
3.4
1.4
2.4
0.2
1.6
3.3
1.8
Video MICROPROCESSOR
3.4
1.5
3.4
3.4
1.4
0.3
3.4
0
3.4
1.3
0.3
0.2
0.2
3.4
0.2
0.2
0.2
3.4
0
4.7
0.2
0.1
5.1
3.4
0
3.4
~
3.4
3.4
0
0.2
~
0.2
0
~
0.2
0
2.6
7.2
0
3.4
0
0
3.4
0
0
0.1
C-1
3.4
3.4
3.4
3.4
3.4
3.4
3.4
3.4
0
0
0
0
0
0
0
0
0
4.9
5.1
2.6
0
0
5.1
2.6
0
0
3.4
IC517: SN74AHC1G32DCKR
IC521: SN74LV08APWR
SINGLE 2-INPUT POSITIVE-OR GATE
Quadruple 2-input positive-AND gate
A
1
5
Vcc
1A
1
14
Vcc
IC525: SN74LVC2G125DCUR
B
2
1B
2
13
4B
Dual bus buffer gate
GND
3
4
Y
1Y
3
12
4A
2A
4
11
4Y
1OE
1
8
VCC
2B
5
10
3B
1A
2
7
2OE
IC518: SN74AHC1G86DCKR
2Y
6
9
3A
3
6
2Y
1Y
Single 2-input exclusive-OR gate
GND
7
8
3Y
GND
4
5
2A
A
1
5
Vcc
B
2
Exclusive-OR logic
GND
3
4
Y
I
J
K
IC529: ADM222ARZ
High speed RS-232 line drivers/receivers
+5V INPUT
0.1µF
C
C
C1+
V
CC
C
0.1µF
+5V TO +10V
Q
VOLTAGE DOUBLER
TG
C1–
C2+
+5V TO –10V
C
C
C
0.1µF
VOLTAGE INVERTER
C2–
C
D
TG
TG
TG
T1
IN
T1
TTL/CMOS
INPUTS
*
T2
T2
Q
IN
C
C
C
R1
OUT
R1
TTL/CMOS
OUTPUTS
R2
R2
OUT
ADM2xx
GND
SHDN
*
**
0
0
0.1
0
3.4
0.1
0.1
3.4
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0
0.1
0.1
SCALER
0.1
0
0.1
0.1
3.4
0.1
0.1
3.4
0
3.4
0.1
3.4
0.1
0.1
0.1
0.1
IC522, 526: SN74AHCT1G125DCKR
0.1
0.1
0.1
0.1
0
0.1
0.1
Single Bus Buffer Gate
0.1
0.1
2.6
0.1
0.1
0.1
0.1
0.1
0.1
0
0.1
OE
1
0.1
0.1
A
2
GND
3
0
IC523: SN74AHC2GU04HDCTR
Triple Inverters
1A
1
3Y
2
2A
3
GND
4
7.2
5.1
4.5
2.6
4.8
3.4
7.2
5.1
0
4.5
2.6
4.8
3.4
0
0
0
4.8
3.5
4.8
4.8
1.9
4.8
1.9
4.8
3.5
4.8
3.5
0
0
0
0
0
0
0.2
0.2
0.2
0.7
0.2
0.2
0.2
0.2
IC541: SM5301CS-G-ET
3-channel Video Buffer
3.4
0
3.4
2.6
2.6
DISABLE
0
R
INA
/Y
INA
~
~
R
/Y
INB
INB
4.8
~
0
G
INA
/U
INA
G
/U
INB
INB
4.2
4.7
4.2
5.1
5.1
B
INA
/V
INA
0
0.1 9.9
3.4
0
B
/V
INB
INB
2.6
0
5.1
3.4
-4.8
5.1
MUXSEL
-9.7
4.9
5.1
0.1
3.4
5.0
9.5
0
5.1
4.2
3.4
4.9
0
0.6
0.1
3.4
0.1
3.4
5.1
3.4
5.1
D-VIDEO
Page 105
E5
RS-232C
to OPERATION (2)_CB910
IC527: PST9242NR
IC528: SN74LVC2G17DCKR
System Reset
Dual Schmitt-Trigger Buffer
1A
1
6 1Y
V
CC
GND
2
5
VCC
1
1OE
2A
3
4
2Y
6
6
1A
1Y
V
OUT
7
2OE
GND
3
3
2A
2Y
SUB
TC
L
M
N
IC524: LA73053-TLM-E
RX-V2600/DSP-AX2600
Analog Amp
N.C.
1
36
N.C.
N.C.
2
35
N.C.
0.1µF
VIN1
3
34
+VCC1
POINT C-1 Pin 20 of IC501
V+
+Vcc
DCCNT1
4
6dB
DR
33
VOUT1
V–
0.1µF
GND
5
32
GND
T1
VIN2
6
31
VOUT2
OUT
RS-232
6dB
DR
OUTPUTS
T2
OUT
MUTE1
7
30
N.C.
R1
IN
RS-232
VIN3
8
29
VOUT3
INPUTS
**
6dB
DR
R2
IN
EN
(ADM242)
N.C.
9
28
-VCC1
(ADM222, ADM242)
N.C.
10
27
-VCC2
INTERNAL 400k W PULL-UP RESISTOR
N.C.
11
26
N.C.
ON EACH TTL/MOS INPUT
INTERNAL 5k W PULL-DOWN RESISTOR
VIN4
+VCC2
12
25
ON EACH RS-232 INPUT
+Vcc
POINT B-3 Pin 37 of IC503
DCCNT2
13
6dB
DR
24
VOUT4
GND
14
23
GND
VIN5
15
22
VOUT5
6dB
DR
MUTE2
16
N.C.
21
VIN6
17
20
VOUT6
6dB
DR
-VCC4
18
19
-VCC3
IC520: SN74AHCT245PWR
Octal Bus Transceiver with 3-state Outputs
DIR
1
20
Vcc
A1
2
19
OE
A2
3
18
B1
A3
4
17
B2
A4
5
16
B3
A5
6
15
B4
A6
7
14
B5
A7
8
13
B6
A8
9
12
B7
GND
10
11
B8
IC507: MX29LV320ABTC-90
32M-bit FLASH MEMORY
WRITE
CE
5 VCC
CONTROL
PROGRAM/ERASE
OE
STATE
WE
INPUT
HIGH VOLTAGE
MACHINE
RESET
LOGIC
BYTE
(WSM)
4
Y
STATE
MX29LV320AT/B
ADDRESS
FLASH
REGISTER
ARRAY
LATCH
A0-A20
ARRAY
AND
SOURCE
BUFFER
HV
Y-PASS GATE
COMMAND
8
VCC
DATA
7
1Y
DECODER
6
3A
PGM
5
2Y
SENSE
AMPLIFIER
DATA
HV
COMMAND
DATA LATCH
PROGRAM
DATA LATCH
Q0-Q15/A-1
I/O BUFFER
Page 107
I2
IC506: PD0280B
to POWER (7)_W326
Resolution Expander
[PD0280B]
Configuration Registers
Page 107
G7
MPU
MPU Interface
to POWER (5)_W2
Input
Digital Out
I/P
Interface
Video Processing Engine
Converter
Timing
Generator
PLL
IC504: ADV7322KSTZ
Multiformat 11-Bit HDTV Video Encoder
VCC1
VCC2
VCC3
VCC4
STANDARD DEFINITION
ADV7322
CONTROL BLOCK
Buffer
COLOR CONTROL
MUX
LPF
R
OUT
/Y
OUT
BRIGHTNESS
DNR
11-BIT
DC
GSR1
Restore
GAMMA
DAC
PROGRAMMABLE
FILTERS
O
11-BIT
SD TEST PATTERN
Buffer
V
DAC
MUX
LPF
G
OUT
/U
OUT
E
R
D
11-BIT
GSG1
Y7–Y0
DC
S
Restore
E
PROGRAMMABLE
DAC
C7–C0
A
M
S7–S0
RGB MATRIX
M
U
P
11-BIT
X
Buffer
L
DAC
MUX
LPF
B
OUT
/V
OUT
I
HIGH DEFINITION
N
11-BIT
DC
GSB1
CONTROL BLOCK
G
DAC
Restore
HD TEST PATTERN
11-BIT
IFC
DAC
COLOR CONTROL
Control
RFC
HSYNC
ADAPTIVE FILTER CTRL
TIMING
VSYNC
GENERATOR
SHARPNESS FILTER
BL ANK
2
I
C
GND1
GND2
GND3
GND4
VFC
INTERFACE
CLKIN_A
PLL
CLKIN_B
IC503: ADV7401BSTZ-80
Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
113

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsp-ax2600

Table of Contents