Yamaha YMC-700 Service Manual page 80

Table of Contents

Advertisement

A
B
C
YMC-700/YMC-500
DIGITAL 6/8
1
Q Q
3
to DIGITAL 5/8
to DIGITAL 4/8
2
3
to DIGITAL 5/8
4
to DIGITAL 5/8
5
to DIGITAL 6/8
to DIGITAL 4/8
T
E
L
1
3
6
7
to DIGITAL 4/8
IC365
8
6.2
5.1
IC361: ISP1760BE
Embedded hi-speed USB host controller
VCC(I/O)
37 to 39, 41 to 43,
10, 40, 48, 59, 67,
45 to 47, 49, 51,
75, 83, 94, 104, 115
ISP1760BE
11
52, 54, 56 to 58,
XTAL1
60 to 62, 64 to 66,
12
9
68 to 70, 72 to 74,
HC PTD MEMORY
PLL
XTAL2
RISC PROCESSOR
(3 kB)
13
76 to 78, 80
16-bit
CLKIN
INTERFAC:
30 MHz
DATA [15:0]/DATA [31:0]
or
32-bit
HC PAYLOAD
60 MHz
82, 84, 86, 87,
MEMORY (60 kB)
89, 91, to 93,
MEMORY
MANAGEMENT
95 to 98,
UNIT
100 to 103, 105
17
122
+
GLOBAL CONTROL
RESET_N
A[17:1]
INTERRUPT
AND POWER
SUSPEND/
CONTROL
MANAGEMENT
119
CS_N
106
+
WAKEUP_N
RD_N
SLAVE DMA
MEMORY
107
CONTROLLER
ARBITER
WR_N
108
+
AND FIFO
POWER-ON RESET
110
BAT_ON_N
HARDWARE
AND V BAT ON
IRQ
112
CONFIGURATION
DWEQ
114
5, 50,
REGISTERS
85, 118
DACK
116
w w w
5 V-TO-1.8 V
REG1V8
EHCI AND
VOLTAGE
6, 7
OPERATIONAL
REGULATOR
VCC(5V0)
REGISTERS
TRANSACTION
TRANSLATOR
5 V-TO-3.3 V
PIE
AND RAM
VOLTAGE
9
REG3V3
REGULATOR
USB HIGH-SPEED DATA PATH
USB FULL-SPEED AND LOW-SPEED DATA PATH
DIGITAL
AND ANALOG
2
REF5V
PORT ROUTING CONTROL LOGIC + HOST AND HUB PORT STATUS
OVERCURRENT
DETECTION
10
8
GND(OSC)
4, 17, 24
HI-SPEED
HI-SPEED
HI-SPEED
31, 123
USB ATX1
USB ATX2
USB ATX3
GNDA
53, 88, 121
GNDC
14, 36, 44, 55, 63,
71, 79, 90, 99, 109
16 15
20 19 18 21 127
23 22
27 26 25 28 128 30
29 34 33 32 35 1
004aaa435
GNDD
RREF1
DP1
DM1
RREF2
DP2
DM2
RREF3
DP3
DM3
GND
GNDA
OC1_N
GND
GNDA
OC2_N
GND
GNDA
OC3_N
(RREF1)
(RREF2)
(RREF3)
PSW1_N
PSW2_N
PSW3_N
80
D
E
F
7
1
5
6
3
0
0
0
0
F
3.3
0
3.3
SDIO I/F
0
0
3.3
0
0
IC366
0
3.3
0
3.3
0
3.3
0
3.3
0
3.3
0
0
0
0
3.3
3.3
3.3
USB HOST
9
4
2
2
9
6
5
1
3
0
3.3
IC361
3.3
3.3
3.3
0
0
1.9
0
0
0
No replacement part available.
3.3
0
0
3.3
G
3.3
4.3
3.3
5.1
0
0
5.1
0
4.3
5.1
IC363
CB361
To USB
IC362: LAN9217-MT
Digital ic
IC363: R5523N001A-TR-F
System Memory
High side switch IC
x
a
o
System Memory
System
V
IN
4
.
Peripherals
i
Optional
Optional
External
Magnetics
GATE
CURRENT
MII
PHY
EN 1
CONTROL
LIMIT
Ethernet
Embedded
LAN9217
Microprocessor/
Magnetics
FLAG
Microcontroller
DELAY
LEDS/
UVLO
GPIO
THERMAL
25MHz
SHUTDOWN
XTAL
EEPROM
2
(Optional)
GND
G
http://www.xiaoyu163.com
H
YMC-700
YMC-500
1
5
0
IC367
0
0
3.3
0
3.3
3.3
3.3
Page 89
CB363
3.3
to WIFI_CB601
3.3
(YMC-700)
3.3
5.1
0
5.1
0
3.3
0
3.3
3.3
3.3
3.3
Q
Q
3
7
0
0
0
0
0
0
to DIGITAL 5/8
0
0
1.9
0
3.3
0
0
0
0
0
0
0
3.3
0
IC366: TE4300PF
SD memory card, SDIO card, Multimedia card controller
RAM256B
Dual Port RAM
VSHOST
#RST
IC365: NJM2386DL3-05 (TE1)
#CS1 CS2
Low dropout voltage regulator with ON/OFF control
#RD
VRAMCNT
u
1
6
3
#RD
y
#WR
Response,COMMAND,Argument
V
5
V
IN
V
OUT
OUT
BA(4:0)
DT(15:0)
TMCK
Bandgap
Reference
VTIMER
ON/OFF
#INT
Cont
control
3 FLG
Over Voltage
Thermal
Over Current
CLK
Protection
Protection
Protection
RCLK
GND
OCTL
X1
X0
I
J
K
2
4
8
9
J6
0
0
0
0
3.3
0
0
0
0
ETHERNET
0
0
0
0
3.3
0
0
0
IC362
0
0
0
0
1.9
0
3.3
3.3
6
3
1
5
1
5
0
8
3.3
3.1
3.3
0
CB362
To NETWORK
POINT F XL361 (Pin 38 of IC366)
POINT G XL362 (Pin 11 of IC361)
VSCMDT
VSMDIF
m
DAT(3:0)
c
o
.
CMD
CLKP
XMCD
MWP
MCLK
VCKCNT
L
M
N
2
9
8
9
9
0
0
0
0
0
3.3
0
0
0
3.3
1.9
1.7
1.3
9
2
4
9
8
2
9
9
0
1.9
3.3
0
to DIGITAL 5/8
YMC-700
★ All voltages are measured with a 10MΩ/V DC electronic voltmeter.
★ Components having special characteristics are marked
and must be replaced
with parts having specifications equal to those originally installed.
★ Schematic diagram is subject to change without notice.

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ymc-500

Table of Contents