Panasonic SA-MAX200PH Service Manual page 73

Table of Contents

Advertisement

SCHEMATIC DIAGRAM - 9
A
MAIN (MICON) CIRCUIT
PW_+5R4V
LB2005
J0JDC0000104
MIC
TO MAIN (MICON)
CIRCUIT (4/6)
TUN_I2S_SDO
CD
CD_I2S_SDO
CD_I2S_BCLK
CD
CD
CD_I2S_LRCK
DSP_RST
ON/OFF
C2043
4
3
1000P
NC
C2027
1
GND
2
C2031
1
5
OUT
IN
1
IC2003
C0DBGYY02205
+1.8V VOLTAGE REGULATOR
CD
DA
DGND
CD
PW_CD_3R3V
P1
CD: MAIN (CD SERVO): SCHEMATIC DIAGRAM - 1 ~ 4
DA: MAIN (DAMP): SCHEMATIC DIAGRAM - 11 ~ 14
15
16
17
18
: +B SIGNAL LINE
: CD AUDIO INPUT SIGNAL LINE
: -B SIGNAL LINE
: MIC/TUNER/MUSIC PORT/AUX AUDIO INPUT SIGNAL LINE
IC2001
R2009
R2008
C0FBAY000032
C2012
C2113
R3237
100
100
A/D CONVERTER
0.1
10
100
C2006
C2008
10
10
C2018
0.1
14
AINR
VCOM
1
C2114
13
AINL
ADGND
2
R2007
47K
10
C3220
12
FMT
VA(5V)
3
10V220
R2004
47K
11
MD1
VD(3.3V)
4
R2005
47K
10
MD0
DGND
5
R2006
100
C2013
9
SDTO
MCLK
6
0.1
8
BCLK
LRCK
7
R2225
100
C2050
1
C2040
10
C3221
0.01
T1
48 47
46
45
44
43
42
41
40
39 38
37
C2036
10
1
NC(OPEN)
36
2
35
C2037
1000P
PVDDPL
THERMAL
3
GPIO
OUTPL
34
R2040
33
PAD
4
TUN_SDO
PVSSL
33
[48] CD_MCLK/AD_BCK
[38] REFA
5
GPIO_SD1
32
[1] DVDD18
[37] AVSS
OUTML
[2] AP_LRCK
6
DVSS
PVDDML
31
R2038
33
IC2005
7
CD_SDO
PVDDMR
30
C1AB00003800
R2041
33
8
29
CD_BCK
DIGITAL SIGNAL PROCESSOR
OUTMR
R2042
33
9
CD_LRCK
[26] PVDDPR
PVSSR
28
C2038
10
[13] XIN
[25] NC(OPEN)
10
PLLVDD
OUTPR
27
R2043
220
11
26
IC_N
12
PLLVSS
25
C2033
0.1
R2211
0
R2082
13 14
15
16
17
18
19
20
21
22 23
24
10K
C3222
C2044
C2045
0.01
10
10
C2046
C2048
47P
1000P
R2059
1M
X2000
C2047
H0J245500110
R2062
47P
470
4
3
C2049
1000P
1
2
C2041
C2035
12P
12P
R2081
R3223
10K
0
19
20
21
: AUDIO OUTPUT SIGNAL LINE
: FM SIGNAL LINE
: AM SIGNAL LINE
: USB SIGNAL LINE
TO MAIN (MICON)
CIRCUIT (2/6)
LB2007
0
C2066
C2065
4700P
4700P
C2063
R2125
0.047
470
R2222
10K
R2115
1
R2126
R2127
C3219
10
R2128
C3215
0.01
C2068
R2130
R2131
10K
R2132
R3222
10K
R2133
R2129
R2134
R2135
R2136
R2137
R2138
LB3201
J0JBC0000134
22
23
24
73
R2177...PH
0
R2164...MAX200
0
TO MAIN (MICON)
IC2008
CIRCUIT (6/6)
C1AB00004003
DIGITAL AUDIO PROCESSOR
PWM_P_6
1
56
PWM_HPM_L
PWM_P_6
2
PWM_HPP_L
PWM_M_6
55
PWM_P_5
3
54
PWM_HPM_R
PWM_P_5
C2062
R2124
4
53
0.047
470
PWM_HPP_R
PWM_M_5
C2074
0.1
5
AVSS
VR_PWM
52
6
PLL_FLTM
51
AVSS_PWM
C2076
0.1
7
PLL_FLTP
AVDD_PWM
50
R3232
100
8
VR_ANA
PWM_P_8
49
R3235
100
9
48
AVDD
PWM_M_8
0
10
ASEL_EMO2
PWM_P_7
47
PWM_M_7
0
11
MCLK
46
PWM_M_7
18K
R2213
100
12
OSC_RES
PWM_P_4
45
R2214
100
13
DVSS2_CORE
PWM_M_4
44
0.01
R2215
100
14
43
DVDD2_CORE
PWM_P_3
0
R2216
100
15
EM01
PWM_M_3
42
R2217
100
16
RESET
PWM_P_2
41
10K
R2218
100
17
40
HP_SEL
PWM_M_2
0
R2220
100
18
PDN
PWM_P_1
39
0
R2219
100
19
MUTE
PWM_M_1
38
DAP_VALID
0
R2221
4.7K
20
SDA
VALID
37
0
21
SCL
DVSS1_CORE
36
0
22
35
LRCLK
DVDD1_CORE
0
23
SCLK
BKND_ERR
34
0
24
SDIN1
PSVC
33
25
32
SDIN2
TEST
26
SDIN3
LRCLKD
31
27
SDIN4
SCLKD
30
28
VR_DIG
SDOUT
29
C3218
18P
C2075
C2078
0.1
10
R3224
10K
1/6
2/6
3/6
4/6
5/6
6/6
SA-MAX200PH MAIN (MICON) CIRCUIT
25
26
27
SW+
DA
SW-
DA
FR+_HI
DA
FR-_HI
DA
FL+_HI
DA
FL-_HI
DA
FR+_LO
DA
FR-_LO
DA
FL+_LO
DA
FL-_LO
DA
DAP_I2S_LRCKO
CD
DAP_I2S_BCKO
CD
DAP_I2S_OUT
CD
P1
28

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents