Hdmi Section Block Diagram - Yamaha RX-V661 Service Manual

Av receiver/av amplifier
Hide thumbs Also See for RX-V661:
Table of Contents

Advertisement

A
B
RX-V661/HTR-6060/DSP-AX761
1
• See page 101 →
HDMI
SCHEMATIC DIAGRAM
2
5V
CB1
1,3
Data2+,-
4,6
Data1+,-
7,9
Data0+,-
3
10,12
Clock+,-
13
CEC
15,16
SCL
SDA
18
+5V power
5V
HPD
19
6,10
7,9
1B
5,11
A
Switch
2B
4,12
3B
Q14
2
S1
1,15
/OE
14
S0
4
IC17
CB2
1,3
Data2+,-
4,6
Data1+,-
7,9
Data0+,-
10,12
Clock+,-
13
CEC
15,16
SCL
SDA
18
+5V power
5
HPD
19
Switch
Q13
6
7
74
C
D

HDMI SECTION BLOCK DIAGRAM

27MHz
3.3V
1.8V
IC14
97
96
R0x2 + / -
51,52
47,48
R0x1 + / -
43,44
R0x0 + / -
39,40
R0xC + / -
31,32
DSCL0
DSDA0
34
R0PWR5V
5V
5,6
Sll9033CTU
SCL
HDMI Dual Receiver
SDA
7
WP
QPF 144PIN
MUTEOUT
IC18
3.3V: 416mA
SD[0:3]
1.8V: 346mA
70,71
R1x2 + / -
66,67
R1x1 + / -
62,63
R1x0 + / -
58,59
R1xC + / -
+3.3V
VSYNC
DSCL1
HSYNC
29,30
DSDA1
33
R1PWR5V
Q[0:23]
101 107
27,28
102
E
F
To DSP
(D70Y)
IC25
IC22
12
9
7
4
16
17
18
13
14
15
12
3.3V
16
SN74LV157
SN74LVC245
Selector
Buffer
1
20
10
13
3
6
2,5,11,14
4
3
2
7
6
5
8
DL3
19
DR3
18
DL2
17
DR2
14
DL1
13
DR1
4
12
DL0
11
DR0
10
DCLK
78
SPDIF
77
81-84
85
WS
86
SCK
88
MCLK
121
IDCK
3
2
1
DE
24
110-144
104
G
H
+6.3V
IC8
1,20
3.3V
5
Regulator
3.3V
3.3V
1.8V
IC1
35,36
Tx2 + / -
32,33
Tx1 + / -
29,30
Tx0 + / -
26,27
5
TxC + / -
SPDIF
Sll9030CTU
DSCL
19,20
HDMI Transmitter
DSDA
QPF 80PIN
4
7-10
18
SD[0:3]
HPD
11
3.3V: 90mA
WS
1.8V: 160mA
12
SCK
6
MCLK
66
IDCK
2
VSYNC
1
HSYNC
80
DE
49-79
3.3V
D[0:23]
43,44
42
17
21
41
I
J
5V
4
1,3
Data2+,-
4,6
Data1+,-
7,9
Data0+,-
10,12
Clock+,-
13
Q2-6
CEC
Level
SCL
15,16
Shift
SDA
18
+5V power
19
HPD
DPSEL
HDIMT
/INTH_RT
/RES_Tx
/RES_Rx
SDAH
SCLH
/DDCENB
EDID_SEL
HDMI_SEL
/HPD0ENB
/HPD1ENB

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsp-ax761Htr-6060

Table of Contents