Table of Contents
Advertisement
2.
Each switch pair can cause its associated -memory
address
switched along with the memory bank.
5.7
JUMPER AREA JP1
This jumper area is used to select the following
options on the HRAM Board:
1. It determines the status of the memory bank on this
HRAM Board when the WIt signal in low (see Section
3.2.4). RWR is generated by the Power on Clear
(POC) signal.
2. It determines the output byte that the program must
use when setting and resetting the memory bank on
the HRAM board (see Section 3.2.2 and 3.2.3).
3. It determines the output byte that the program must
use when arming and
checking (see Section 3.5.1 and 3.5.3).
5.8
BANK AND PARITY CONTROL LOGIC
The Bank and Parity Control Logic performs the
following functions:
1.
It responds to program commands to switch the
memory bank in the HRAM board on and off (see
Section 3.2.2 and 3.2.3). The resulting OCCLUDE
signal is high when the bank is switched off and
low when the bank is switched on.
2.
It determines how much of the memory will be bank
switched. The jumper plugs in jumper area JP2 make
this determination (see Section 3.2.1).
3.
It responds to program commands to arm and disarm
the parity error interrupt feature (see Sections
3.5.1 and 3.5.3). The resulting PARITY ARM signal
is high when the feature is on and low when the
feature is off.
4.
It determines when a parity error has occurred on
the HRAM board. Signal PARITY ERROR is set high to
indicate the error.
HRAM
space
to
be
always
disarming
on,
always
the parity error
USER/TECHNICAL MANUAL
off
or
Advertisement
Table of Contents
