NEC AccuSync LCD51VM Series Service Manual page 124

Color monitor
Hide thumbs Also See for AccuSync LCD51VM Series:
Table of Contents

Advertisement

MODEL LCD51VM / LCD51V SCHEMATIC DIAGRAM MAIN BOARD (Scaler) (2/4)
+3V3
B403
Close to respective power Pins
120R
C412
C414
C415
C416
22uF/10V
0.1uF
0.1uF
0.1uF
GND
Close to respective power Pins
B407
120R
C428
C429
C430
C431
22uF/10V
0.1uF
0.1uF
0.1uF
+2V5
GND
B408
Close to respective power Pins
120R
C436
C437
C438
C439
22uF/10V
0.1uF
0.1uF
0.1uF
GND
B409
Close to respective power Pins
120R
C443
C444
C445
C446
22uF/10V
0.1uF
0.1uF
0.1uF
2V5_AVDD
GND
B410
120R
C449
C450
C451
C452
22uF/10V
0.1uF
0.1uF
0.1uF
Close to respective power Pins
GND
3V3_DVDD
U406
SH-4
2
VCC
SH-4
B418
1
/RESET
Reset
RSTN
Circuit
3
C413
120R
R419
GND
0.1uF
DS1818-10
SOT23
GND
GND
3V3_DVDD
IIC
R420
10K
PBIAS_POL
R422
NC
FULL CUST
R424
NC
DDC_PORT_SEL
R426
10K
TCLK_SEL1
R432
NC
TCLK_SEL0
R435
NC
OCM-START
R436
10K
H-PORT-EN
R437
N.C
TCLK_SEL1
TCLK_SEL0
OUT
OUT
TCLK = 14.3 MHz, 115.2 Kbaud
OUT
TCLK = 20 MHz, 57.6 Kbaud
IN
IN
OUT
TCLK = 24 MHz, 57.6 Kbaud
IN
IN
TCLK = 14.3 MHz, 57.6 Kbaud
PBIAS_POL
OUT
PBIAS ACTIVE LOW
IN
PBIAS ACTIVE HIGH
FULL CUST
OUT
STANDALONE OPERATION
IN
FULL CUSTOM
DDC_PORT_SEL
Port used for DDC2Bi communication
OUT
DDC_SDA/DDC_SCL
IN
HFS/HCLK
3V3_DVDD
+5V
C417
C418
C419
C420
C421
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
C424
3V3_AVDD
0.1uF
C435
C433
C434
C432
0.1uF
0.1uF
0.1uF
0.1uF
+5V
PJ1117-2.5
2V5_AVDD_LV
AGND
D405
3
VIN
1N4001
C440
C441
C442
C425
0.1uF
0.1uF
0.1uF
0.1uF
2V5_VDD
C447
C448
0.1uF
0.1uF
3V3_AVDD
3V3_AVDD
+5V
C453
C454
X401
5pF
5pF
14.318MHz
R473
R474
10K
10K
STBY
MUTE
100K
RMADDR[0..15]
RMADDR0
VROM
RMADDR15
RMADDR14
RMADDR12
RMADDR11
RMADDR10
RMADDR9
RMADDR8
R438
0R
R439
0R
VROM
GND
GND
+3V3
B421
VROM
NC
+5V
B422
120R
+3V3
PJ1084-3.3
U403
B405
120R
3
2
VIN
VOUT
C423
C422
+
0.1uF
220uF/10V
GND
GND
+2V5
3V3_AVDD
U404
B406
120R
2
VOUT
104
C426
+
C427
108
113
680uF/10V
0.1uF
128
132
136
124
2V5_AVDD
GND
GND
117
119
120
118
121
122
125
129
133
105
109
114
AGND
GND
40
SH-1
PPWR
41
SH-1
PBIAS
TCLK
102
XTAL
103
10
A17
11
A16
12
POWER
13
SH-1
POWER
9
SH-3
HFS
8
SH-3
HCLK
18
19
17
ROM_WEn
35
135
SH-3
RED+
134
SH-3
RED-
131
SH-3
GREEN+
130
SH-3
GREEN-
127
SH-3
BLUE+
126
SH-3
BLUE-
101
SH-3
HS
100
SH-3
VS
123
RMADDR15
139
RMADDR14
140
RMADDR13
141
RMADDR12
142
RMADDR11
R425
145
RMADDR10
146
RMADDR9
0R
147
RMADDR8
148
RMADDR7
149
RMADDR6
150
U407
RMADDR5
151
RMADDR4
152
RMADDR3
31
153
WE
HDATA2
RMADDR2
154
HDATA1
RMADDR1
30
155
NC/A17
RMADDR0
2
156
A16
RMADDR15
3
A15
RMDATA7
RMADDR14
29
21
159
A14
DQ7
RMDATA6
RMADDR13
28
20
160
A13
DQ6
RMDATA5
RMADDR12
4
19
1
A12
DQ5
RMDATA4
RMADDR11
25
18
2
A11
DQ4
RMDATA3
RMADDR10
23
17
3
A10
DQ3
RMDATA2
RMADDR9
26
15
4
A9
DQ2
RMADDR8
RMDATA1
27
14
5
A8
DQ1
RMADDR7
RMDATA0
5
13
6
A7
DQ0
RMADDR6
6
A6
RMADDR5
ROM_OEn
7
7
A5
RMADDR4
8
A4
RMADDR3
VROM
9
A3
RMADDR2
10
A2
RMADDR1
11
A1
1
RMADDR0
12
A0
NC
gm2111 AD
24
32
C411
PQFP160
OE
VCC
22
16
CE
GND
0.1uF
A2900AATL-70
32-Pin PLCC Socket
GND
C455
U408
1
A0
2
A1
3
A2
4
VSS
24LC16B
GND
10-2
3V3_DVDD
2V5_VDD
U405
2V5_AVDD_LV
61
AVDD_RPLL_3.3
AVDD_LV_E_2.5
59
AVDD_DDDS_3.3
AVDD_OUT_LV_E_2.5
46
AVDD_SDDS_3.3
AVDD_OUT_LV_E_2.5
77
AVDD_BLUE_3.3
AVDD_LV_O_2.5
3.3V_A
63
AVDD_GREEN_3.3
AVDD_OUT_LV_O_2.5
74
AVDD_RED_3.3
AVDD_OUT_LV_O_2.5
AVDD_ADC_3.3
45
VCO_LV
VDD2_ADC_2.5
RXE3+
48
VDD1_ADC_2.5
CH3P_LV_E
RXE3-
49
CH3N_LV_E
RXEC+
50
GND1_ADC
CLKP_LV_E
RXEC-
51
GND2_ADC
CLKN_LV_E
RXE2+
52
CH2P_LV_E
RXE2-
53
CH2N_LV_E
RXE1+
54
SGND_ADC
CH1P_LV_E
RXE1-
55
AGND_ADC
CH1N_LV_E
RXE0+
56
AGND_BLUE
CH0P_LV_E
RXE0-
57
AGND_GREEN
CH0N_LV_E
AGND
AGND_RED
AVSS_RPLL
64
AVSS_DDDS
CH3P_LV_O
65
AVSS_SDDS
CH3N_LV_O
66
CLKP_LV_O
67
CLKN_LV_O
68
PPWR
CH2P_LV_O
69
PBIAS
CH2N_LV_O
70
CH1P_LV_O
71
CH1N_LV_O
72
TCLK
CH0P_LV_O
73
XTAL
CH0N_LV_O
60
AVSS_LV_E
58
GPIO20/HDATA3
AVSS_OUT_LV_E
47
GPIO19/HDATA2
AVSS_OUT_LV_E
GPIO18/HDATA1
76
GPIO17/HDATA0
AVSS_LV_O
75
GPIO16/HFS
AVSS_OUT_LV_O
62
GPIO22/HCLK
AVSS_OUT_LV_O
GPIO15/DDC_SCL
GND
GPIO14/DDC_SDA
80
RESERVED
81
RESETn
RESERVED
82
GPIO11/ROM_WEn
RESERVED
83
RESERVED
84
RED+
RESERVED
85
RED-
RESERVED
86
GREEN+
RESERVED
87
GREEN-
RESERVED
BLUE+
BLUE-
HSYNC
88
VSYNC
GPO 0
89
ADC_TEST
GPO 1
92
GPO 2
93
GPO 3
94
GPO 4
95
GPO 5
96
GPO 6
97
GPO 7
ROM_ADDR15
ROM_ADDR14
ROM_ADDR13
AUTO
34
ROM_ADDR12
GPIO10
RIGHT
33
ROM_ADDR11
GPIO9
16
ROM_ADDR10
GPIO21/IRQn
ROM_ADDR9
36
ROM_ADDR8
GPIO12/NVRAM_SDA
37
GPIO13/NVRAM_SCL
22
ROM_ADDR7
GPIO8/IRQINn
PWM0
23
ROM_ADDR6
GPIO0/PWM0
AUDIO_VOLUME
24
ROM_ADDR5
GPIO1/PWM1
25
ROM_ADDR4
GPIO2/PWM2
26
ROM_ADDR3
GPIO3/TIMER1
MENU
29
ROM_ADDR2
GPIO6
LEFT
32
ROM_ADDR1
GPIO7
ROM_ADDR0
UART_DI
27
ROM_DATA7
GPIO4/UART_DI
UART_DO
28
ROM_DATA6
GPIO5/UART_DO
ROM_DATA5
ROM_DATA4
112
ROM_DATA3
VBUFC
ROM_DATA2
ROM_DATA1
38
ROM_DATA0
STI_TM1
39
STI_TM2
ROM_OEn
GND
+3V3
GND
0.1uF
R443
R444
8
10K
10K
VCC
7
WP
SCL
6
SCK
SDA
5
SI
GND
All unused GPIO's can be
connected to GND.
For flexibility reasons they
are left unconnected.
LVDS_E[0..9]
SH-1
LVDS_E9
LVDS_E8
LVDS_E7
LVDS_E6
LVDS_E5
LVDS_E4
LVDS_E3
LVDS_E2
LVDS_E1
LVDS_E0
AUTO
SH-1
RIGHT
SH-1
SDA
R430
100R
SCL
R433
100R
PWM0
SH-1
AUDIO_VOLUME SH-1
LED_A
LED_A
SH-1
WP
WP
SH-3
MENU
SH-1
LEFT
SH-1
+5V
+5V
R455
R456
+5V
S402
10K
10K
1
2
3
4
GPROBE
GND
GM2121

Advertisement

Table of Contents
loading

Table of Contents