Table of Contents
Advertisement
1
- Pin Functions (PE5335B)
A
Pin No.
Pin Name
1
FTXD
2
BUFEMP
3
BSI
4
BSO
bsck
5
6
CAMEOK
7
CAMLOAD
8
CAMCLMP
9
EVDD
10
EVSS
B
11
LO2
12
LO1
13
ELV2
14
ELV1
15
FG
16
CLAMP
emph
17
18
DSPMUTE
19
DRAMSEL
adena
20
21
IC/VPP
22
BRXEN
C
bsrq
23
xtalen!
24
xtalen@
25
xrst
26
27
VDCONT
28
CD3VON
29
CONT
xwait
30
31
CG1
32
CG2
33
CDMUTE
reset
D
34
35
XT1
36
XT2
37
REGC
38
X2
39
X1
40
VSS
41
VDD
42
CLKOUT
xwrite
43
E
uben
44
45
WR/W
xread
46
47
XASTB
48
LOCK
49
NC
50-57
AD0-7
58
BVDD
59
BVSS
60-67
AD8-15
xcs
68
wcs
69
F
70
NC
71
NC
72
XCS
82
1
2
I/O
Format
Function and Operation
O
C
For flash rewriting (transmitted signal)
O
C
Not used
I
P-Bus serial data input
O
C
P-Bus serial data output
I/O
/C
P-Bus serial clock input/output
I
CAM operation sense 1
I
CAM operation sense 2
I
CAM operation sense 3
E power supply Positive power supply
E power supply GND
O
C
LOAD motor control output 2 (FWD)
O
C
LOAD motor control output 1 (REV)
O
C
ELV motor control output 2 (FWD)
O
C
ELV motor control output 1 (REV)
I
SPDL FG pulse input
I
DISC clamp detect input
O
C
Not used
O
C
Not used
I
DRAM 4M(L), 16M(H) select input
O
C
A/D reference voltage supply control output
IC : VSS direct connection/VPP : Pull-down
I/O
/C
P-Bus reception is possible
I/O
/C
P-Bus service request demand
O
C
CD LSI 16.9344MHz oscillation permission output
O
C
CD LSI 24.576MHz oscillation permission output
O
C
CD LSI reset control output
O
C
VD power supply control output
O
C
CD +3.3V power supply control output
O
C
Servo driver power supply control output
I
CD LSI wait control signal input
O
C
CAM motor control output 1 (REV)
O
C
CAM motor control output 2 (FWD)
O
C
CD mute control output
I
System reset input
I
Connected to the oscillator for subclock
(connected to VSS via the resistor)
Connected to the oscillator for subclock (Open)
Connected to the capacity stabilizing output of the regulator
(an electrolytic capacitor of about 1µF)
Oscillator connection for mainclock
I
Oscillator connection for mainclock
GND
Positive power supply (5V)
O
C
Internal system clock output (Open)
O
CD LSI write control signal output
O
Not used (Open)
O
Not used
O
CD LSI read control signal output
O
CD LSI address strobe output
I
Spindle lock input
O
C
Not used
I/O
/C
Address/Data bus 0-7
B power supply Positive power supply (3.3V)
B power supply GND
I/O
/C
Address/Data bus 8-15
O
C
Not used
O
C
Not used
Not used
Not used
O
C
CD LSI chip select output
DEH-MG2037ZF/XU/UC
2
3
3
4
4
Hide quick links:
Advertisement
Table of Contents
