Advertisement

Quick Links

A
t
l
y
s
B
o
a
A
t
l
y
s
B
o
a
R
e
f
e
r
e
n
c
e
M
R
e
f
e
r
e
n
c
e
M
Revision: October 28, 2010
Overview
The Atlys circuit board is a complete, ready-
to-use digital circuit development platform
based on a Xilinx Spartan-6 LX45 FPGA.
The large FPGA and collection of high-end
peripherals like Gbit Ethernet, HDMI Video,
128MByte 16-bit DDR2 memory, and USB
and audio ports make the Atlys board an
ideal host for a wide range of digital systems,
including embedded processor designs
based on Xilinx's MicroBlaze. Atlys is
compatible with all Xilinx CAD tools, including
ChipScope, EDK, and the free WebPack, so
designs can be completed with no extra
costs.
The Spartan-6 LX45 is optimized for high-
performance logic, and offers:
6,822 slices each containing four 6-
input LUTs and eight flip-flops
2.1Mbits of fast block RAM
four clock tiles (eight DCMs & four
PLLs)
six phased-locked loops
58 DSP slices
500MHz+ clock speeds
The Atlys board includes Digilent's newest
Adept USB2 system, which offers device
programming, real-time power supply
monitoring, automated board tests, virtual
I/O, and simplified user-data transfer
facilities.
A comprehensive collection of board support
IP and reference designs, and a large
collection of add-on boards are available on
the Digilent website. Please see the Atlys
page at
www.digilentinc.com
information.
Doc: 502-178
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners.
r
d
r
d
a
n
u
a
l
a
n
u
a
l
for more
1300 Henley Court | Pullman, WA 99163
• Xilinx Spartan-6 LX45 FPGA, 324-pin BGA package
• 128Mbyte DDR2 with 16-bit wide data
• 10/100/1000 Ethernet PHY
• on-board USB2 ports for programming & data xfer
• USB-UART and USB-HID port (for mouse/keyboard)
• two HDMI video input ports & two HDMI output ports
• AC-97 Codec with line-in, line-out, mic, & headphone
• real-time power monitors on all power rails
• 16Mbyte x4 SPI Flash for configuration & data storage
• 100MHz CMOS oscillator
• 48 I/O's routed to expansion connectors
• GPIO includes 8 LEDs, 6 buttons, & 8 slide switches
• ships with a 20W power supply and USB cable
(509) 334 6306 Voice and Fax
page 1 of 19

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Atlys and is the answer not in the manual?

Questions and answers

Summary of Contents for Digilent Atlys

  • Page 1 • ships with a 20W power supply and USB cable the Digilent website. Please see the Atlys page at www.digilentinc.com for more information. Doc: 502-178 page 1 of 19 Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners.
  • Page 2 FPGA will remain idle after power-on until configured from the JTAG or Serial programming port. Both Digilent and Xilinx freely distribute software that can be used to program the FPGA and the SPI ROM. Programming files are stored within the FPGA in SRAM-based memory cells. This data defines the FPGA’s logic functions and circuit connections, and it...
  • Page 3 Adept also includes public APIs/DLLs so that users can write applications to exchange data with the Atlys board at up to 38Mbytes/sec. The Adept application, an SDK, and reference materials are freely downloadable from the Digilent website.
  • Page 4 Vdd, GND, and neighboring I/O pins. The switches and buttons graphics show the current states of those devices on the Atlys board. Each button press will drive a tone out of the LINE-OUT or HP-OUT audio connectors.
  • Page 5 Register I/O The register I/O tab requires that a corresponding IP block, available in a reference design on the Digilent website, is included and active in the FPGA. This IP block provides an EPP-style interface, where an 8-bit address selects a register, and data read and write buttons transfer data to and from the selected address.
  • Page 6 Atlys Reference Manual File I/O The File I/O tab can transfer arbitrarily large files between the PC and the Atlys FPGA. A number of bytes (specified by the length value) can be streamed into a specified register address from a file or out of a specified register address into a file.
  • Page 7: Power Supplies

    The Atlys board requires an external 5VDC, 4A+ power source with a coax center-positive 2.1mm internal-diameter plug (a suitable supply is provided as a part of the Atlys kit). Voltage regulator circuits from Linear Technology create the required 3.3V, 2.5V, 1.8V, 1.0V, and 0.9V supplies from the main 5V supply.
  • Page 8: Ddr2 Memory

    FGPA. The DDR2 device, a Micron MT47H64M16-25E or equivalent, provides a 16-bit bus and 64M locations. The Atlys board has been tested for DDR2 operation at up to an 800MHz data rate. The DDR2 interface follows the pinout and routing guidelines specified in the Xilinx Memory Interface Generator (MIG) User Guide.
  • Page 9: Flash Memory

    Atlys board. Ethernet PHY The Atlys board includes a Marvell Alaska Tri-mode PHY (the 88E1111) paired with a Halo HFJ11- 1G01E RJ-45 connector. Both MII and GMII interface modes are supported at 10/100/1000 Mb/s.
  • Page 10 Spartan-6 Marvell M88E1111 The Atlys Base System Builder (BSB) support package automatically generates a test application for the Ethernet MAC; this can be used as a reference for creating custom designs. Another sample Ethernet-based design (the web server) can be found on the Digilent website.
  • Page 11 Atlys Reference Manual and one reserved (RES) pin. Of these, only the differential data channels and I2C bus are connected to the FPGA. All signal connections are shown in the table below. HDMI Type A Connectors HDMI Type D Pin/Signal...
  • Page 12 The IP core is capable of 1080P resolution at 24 bits per pixel. An EDK reference design available on the Digilent website (and included as a part of the User Demo) displays a bitmap file on an HDMI-connected monitor. Another second EDK reference design (included in the User test available though Adept) displays a gradient color bar and a text in the center of the screen.
  • Page 13 LINE OUT jack. Oscillators/Clocks The Atlys board includes a single 100MHz CMOS oscillator connected to pin L15 (L15 is a GCLK input in bank 1). The input clock can drive any or all of the four clock management tiles in the Spartan- 6.
  • Page 14 Atlys Reference Manual USB HID Host A Microchip PIC24FJ192 microcontroller provides the Atlys board with USB HID host capability. Firmware in the MCU microcontroller can drive a mouse or a keyboard attached to the type A USB connector at J13 labeled "Host".
  • Page 15 Atlys Reference Manual letter), then a shift character is sent in addition to the scan code, and the host must determine which ASCII character to use. Some keys, called extended keys, send an E0 ahead of the scan code (and they may send more than one scan code).
  • Page 16 Mouse Data Format Basic I/O The Atlys board includes six pushbuttons, eight slide switches, and eight LEDs for basic digital input and output. One pushbutton has a red plunger and is labeled "reset" on the PCB silkscreen – this button is no different than the other five, but it can be used as a reset input to processor systems. The buttons and slide switches are connected to the FPGA via series resistors to prevent damage from inadvertent short circuits.
  • Page 17: Expansion Connectors

    Data sheets for the VHDC connector and for mating board and cable connectors can be found on the Digilent website, as well as on other vendor and distributor websites. Mating connectors and cables of various lengths are also available from Digilent and from distributors.
  • Page 18 On the Atlys board, the eight Pmod signals are shared with eight data signals routed to an HDMI type D connector. The HDMI connector, located immediately beneath the Pmod connector on the reverse side of the board, includes an I2C bus and conforms to the HDMI type D pinout specification, so it can be used as a secondary HDMI output port.
  • Page 19: Built-In Self Test

    This demo, also available on the Digilent website, can serve as a board verification test since it interacts with all devices and ports on the board. When Atlys powers up, if the demonstration image is present in the SPI Flash, the DDR is tested, and then a bitmap image file will be transferred from the SPI Flash into DDR2.

Table of Contents