Sony RM-B150 Maintenance Manual page 37

Remote control unit
Hide thumbs Also See for RM-B150:
Table of Contents

Advertisement

IC
AM29F040B-90JC (AMD)
C-MOS 4 M (524,288 x 8)-BIT SECTOR ERASE FLASH MEMORY
—TOP VIEW—
4
3
2
1
32
31
30
5
29
6
28
7
27
8
26
9
25
10
24
11
23
12
22
13
21
14
15
16
17
18
19
20
PIN
PIN
I/O
SIGNAL
I/O
SIGNAL
No.
No.
1
I
A18
17
I/O
DQ3
2
I
A16
18
I/O
DQ4
3
I
A15
19
I/O
DQ5
4
I
A12
20
I/O
DQ6
5
I
A7
21
I/O
DQ7
CE
6
I
A6
22
I
7
I
A5
23
I
A10
OE
8
I
A4
24
I
9
I
A3
25
I
A11
10
I
A2
26
I
A9
11
I
A1
27
I
A8
12
I
A0
28
I
A13
13
I/O
DQ0
29
I
A14
14
I/O
DQ1
30
I
A17
WE
15
I/O
DQ2
31
I
16
GND
32
V
DD
ERASE
31
WE
STATE
VOLTAGE
CONTROL
GENERATOR
COMMAND
PGM
REGISTER
VOLTAGE
GENERATOR
22
CE
24
OE
V
DETECTOR
TIMER
DD
1 - 12, 23
25 - 30
A0 - A18
RM-B150
12
A0
11
A1
10
A2
9
A3
8
A4
7
A5
6
A6
5
13
A7
DQ0
27
14
A8
DQ1
26
15
A9
DQ2
23
17
A10
DQ3
25
18
A11
DQ4
4
19
A12
DQ5
28
20
A13
DQ6
29
21
A14
DQ7
3
A15
2
A16
30
A17
1
A18
22
CE
24
OE
31
WE
INPUT
A0 - A18
: ADDRESS INPUTS
CE
: CHIP ENABLE
OE
: OUTPUT ENABLE
WE
: WRITE ENABLE
INPUT/OUTPUT
DQ0 - DQ7
: DATA INPUT/OUTPUT
13 - 15
INPUT
17 - 21
OUTPUT
DQ0 - DQ7
BUFFERS
CHIP ENABLE
DATA
OUTPUT ENABLE
LATCH
LOGIC
Y-DECODER
Y-GATING
CELL
X-DECODER
MATRIX
CXD8344AQ (SONY)
C-MOS PULSE GENERATOR
—TOP VIEW—
34
22
35
21
36
20
37
19
38
18
39
V
GND
17
DD
40
16
41
15
42
14
43
13
44
12
PIN
PIN
PIN
I/O
SIGNAL
I/O
SIGNAL
No.
No.
No.
1
I
I01
12
I
I11
23
2
I
I02
13
I
I12
24
I
I03
I
I13
25
3
14
4
I
I04
15
I
I14
26
5
I
I05
16
I
I15
27
6
I
I06
17
GND
28
7
I
I07
18
I
A19
29
8
I
I08
19
I
I17
30
9
I
MODE
20
I
RST
31
CKH
10
I
I09
21
I
32
11
I
I10
22
I
TES2
33
INPUT
A19
: ADDRESS INPUT
CKH
: FOR TEST
CLK
: CLOCK
I01 - I17
: I NPUT
MODE
: MODE SELECT
(H : WINDOW GEN/L : CHIP SELECT LOGIC)
RST
: RESET
TES2
: FOR TEST
TEST
: FOR TEST
9
MODE
WINDOW /
CHIP SELECT
A4 - A19
16
/
18
A19
CHIP
1 - 8
8
I01 - I08
/
SELECT
LOGIC
10 - 16
7
(at MODE "L")
/
I09 - I15
AS
DT0 - DT7
8
/
INPUT
MAD
SELECTOR
WRB
CSB
WINDOW
HD
GEN
19
VD
I17
(at MODE "H")
N/P
FH M1
FH M2
fH GEN &
41
CLK
20
RST
21
3
CKH
/
22
TES2
23
TEST
PIN
I/O
SIGNAL
I/O
SIGNAL
No.
I
TEST
34
O
OT10
O
OT00
35
O
OT11
O
OT01
36
O
OT12
OT13
O
OT02
37
O
O
OT03
38
O
OT14
O
OT04
39
V
DD
O
OT05
40
O
OT15
O
OT06
41
I
CLK
O
OT07
42
O
OT16
OT08
RAM
O
43
O
O
OT09
44
O
ROM
OUTPUT
OT00 - OT16
: OUTPUT
RAM
: RAM OUT
ROM
: ROM OUT
RAM
43
RAM
ROM
44
ROM
24 - 32
IO0 - IO8
9
/
OT00 - OT08
IO9 - IO15
7
/
33 - 38
EE PROM
6
/
OT09 - OT14
TESG
AI WO
SU WO
GM O
OUTPUT
SELECTOR
40
OT15
42
OT16
FH
M9
CLOCK
M18
BUFFER
M18B
5-3
IC

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents