Ic Description - Aiwa LCX-K117 Service Manual

IC DESCRIPTION

IC, CXD2540Q
Pin No. Pin Name
1 FOK
2 FSW
3 MON
4 MDP
5 MDS
6 LOCK
7 NC
8 VCOO
9 VCOI
10 TEST
11 PDO
12 VSS
13 PWMI
14 V16M
15 VCTL
16 VPCO
17 VCKI
18 FILO
19 FILI
20 PCO
21 AVSS
22 CLTV
23 AVDD
24 RF
25 BIAS
26 ASYI
27 ASYO
28 ASYE
29 NC
30 PSSL
31 WDCK
32 LRCK
33 VDD
34 DATA
35 BCK
36 DATA64
37 BCK64
I/O
I Focus OK input. Used for SENS output and the servo auto sequencer.
O Spindle motor output filter switching output. (Not connected)
O Spindle motor on/off control output. (Not connected)
O Spindle motor servo control.
O Spindle motor servo control. (Not connected)
High, when sampled value of GFS at 460Hz is high.
O
Low, when sampled value of GFS at 460Hz is low by 8 times successively.
— Not used.
O Analog EFM PLL oscillation circuit output. (Not connected)
I Analog EFM PLL oscillation circuit input. fLOCK=8.6436MHz. (Connected to ground)
I TEST pin. (Connected to ground)
O Analog EFM PLL charge pump output. (Not connected)
— GND. (Connected to ground)
I Spindle motor external control input. (Connected to ground)
O VCO2 oscillation output for the wide-band EFM PLL.
I VCO2 control voltage input for the wide-band EFM PLL.
O Wide-band EFM PLL charge pump output.
I VCO2 oscillation input for the wide-band EFM PLL.
O Multiplier PLL (slave=digital PLL) filter output.
I Multiplier PLL filter input.
O Multiplier PLL charge pump output.
— Analog GND.
I Multiplier VCO1 control voltage input.
— Analog power supply (5V).
I EFM signal input.
I Constant current input of the asymmetry circuit.
I Asymmetry comparator voltage input.
O EFM full-swing output.
I Low: asymmetry circuit off; high: asymmetry circuit on.
— Not used.
Audio data output mode switching input. Low: serial output; high: parallel output. (Connected to
I
ground)
O D/A interface for 48-bit slot. Word clock f=2Fs. (Not connected)
O D/A interface for 48-bit slot. LR clock f=Fs.
— Power supply (5V).
DA16 (MSB) output when PSSL=1.
O
48-bit slot serial data (two's complement, MSB first) when PSSL=0.
O DA15 output when PSSL=1. 48-bit slot bit clock when PSSL=0.
DA14 output when PSSL=1.
O
64-bit slot serial data (two's complement, LSB first) when PSSL=0. (Not connected)
O DA13 output when PSSL=1. 64-bit slot bit clock when PSSL=0. (Not connected)
Description
-33-