ASROCK H81M-DGS R2.0 User Manual page 50

Hide thumbs Also See for H81M-DGS R2.0:
Table of Contents

Advertisement

ODT WR (CHB)
Configure the memory on die termination resistors' WR for channel B.
ODT NOM (CHA)
Use this to change ODT (CHA) Auto/Manual settings. The default is [Auto].
ODT NOM (CHB)
Use this to change ODT (CHB) Auto/Manual settings. The default is [Auto].
Command Tri State
Enable for DRAM power saving.
MRC Fast Boot
Enable Memory Fast Boot to skip DRAM memory training for booting faster.
DIMM Exit Mode
Select Slow Exit to reduce power consumption, or Fast Exit for better performance.
FIVR Configuration
FIVR Switch Frequency Signature
Select whether to boost or lower the FIVR Switch Frequency.
FIVR Switch Frequency Offset
Configure the percentage of frequency boost or deduction.
CPU Vcore Voltage Mode
Auto: For optimized settings.
Override: The voltage is fixed.
Vcore Override Voltage
Configure the voltage added to the Vcore when the system is under heavy load.
Vcore Voltage Additional Offset
Configure the dynamic Vcore voltage added to the Vcore.
CPU Cache Voltage Mode
Auto: For optimized settings.
Override: The voltage is fixed.
46

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents