Dram Configuration - Gigabyte GA-MA785GT-UD3H User Manual

Am3 socket motherboard for amd phenom ii processor/amd athlon ii processor
Table of Contents

Advertisement

DRAM Configuration

DCTs Mode
DDR3 Timing Items
x CAS# latency
x RAS to CAS R/W Delay
x Row Precharge Time
x Minimum RAS Active Time
x 1T/2T Command Timing
x TwTr Command Delay
x Trfc0 for DIMM1
x Trfc2 for DIMM2
x Trfc1 for DIMM3
x Trfc3 for DIMM4
x Write Recovery Time
x Precharge Time
x Row Cycle Time
x RAS to RAS Delay
Bank interleaving
Channel interleave
higf : Move
Enter: Select
F5: Previous Values
DCTs Mode
Allows you to set memory control mode.
Ganged
Unganged
DDR3 Timing Items
Manual allows all DDR3 Timing items below to be configurable.
Options are: Auto (default), Manual.
CAS# latency
Options are: Auto (default), 4T~12T.
RAS to CAS R/W Delay
Options are: Auto (default), 5T~12T.
Row Precharge Time
Options are: Auto (default), 5T~12T.
Minimum RAS Active Time
Options are: Auto (default), 15T~30T.
1T/2T Command Timing
Options are: Auto (default), 1T, 2T.
TwTr Command Delay
Options are: Auto (default), 4T~7T.
Trfc0 for DIMM1
Options are: Auto (default), 90ns, 110ns, 160ns, 300ns, 350ns.
Trfc2 for DIMM2
Options are: Auto (default), 90ns, 110ns, 160ns, 300ns, 350ns.
Trfc1 for DIMM3
Options are: Auto (default), 90ns, 110ns, 160ns, 300ns, 350ns.
BIOS Setup
CMOS Setup Utility-Copyright (C) 1984-2009 Award Software
DRAM Configuration
[Unganged]
[Auto]
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
[Enabled]
[Enabled]
+/-/PU/PD: Value
F6: Fail-Safe Defaults
Sets memory control mode to single dual-channel.
Sets memory control mode to two single-channel. (Default)
SPD
Auto
7T
7T
7T
7T
7T
7T
30T
30T
--
--
5T
5T
90ns
90ns
--
--
--
--
--
--
10T
10T
5T
5T
28T
28T
4T
4T
F10: Save
- 42 -
Item Help
Menu Level 
ESC: Exit
F1: General Help
F7: Optimized Defaults

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents