Chipset - Asus KFN32-D - Motherboard - SSI EEB 3.51 User Manual

User guide
Table of Contents

Advertisement

4.4.4

Chipset

The Chipset menu allows you to change the advanced chipset settings.
Select an item then press <Enter> to display the sub-menu.
Advanced Chipset Settings
WARNING: Setting wrong values in below sections
may cause system to malfunction.
NorthBridge Configuration
SouthBridge/MCP55 Configuration
Hyper Transport Configuration
I055 Bridge Configuration
Intel PCI-X Hub Configuration
NorthBridge Configuration
The NorthBridge Configuration menu allows you to change the Northbridge
settings.
NorthBridge Chipset Configuration
Memory Configuration
ECC Configuration
Power Down Control
Alternate VID
Node0
Size of DIMM #0
Size of DIM #1
Size of DIMM #2
Size of DIM #3
Size of DIM #4
Size of DIMM #5
Size of DIM #6
Size of DIM #7
Node1
Size of DIMM #0
Memory Configuration
The memory configuration menu allows you to change the memory
settings.
Memory Configuration
Memclock Mode
MCT Timing Mode
Bank Interleaving
Enable Clock to All DIMMS
DQS Signal Training Control
MemClk Tristate C3/ATLVID
CS Sparing Enable
Memory Hole Remapping
4-22
[Auto]
[0.850 V]
:
Non-Presence
:
Non-Presence
:
Non-Presence
:
Non-Presence
:
Non-Presence
:
Non-Presence
:
Non-Presence
:
Non-Presence
:
Non-Presence
[Auto]
[Auto]
[Auto]
[Disabled]
[Enabled]
[Disabled]
[Disabled]
[Enabled]
Options for NB.
Select Screen
Select Item
+-
Change Option
F1
General Help
F10
Save and Exit
ESC
Exit
Select the DRAM
Frequency program
method. If Auto,
the DRAM speed will
be based on SPDs.
If Limit, the DRAM
speed will not exceed
the specific value.
If Manual, the DRAM
will be programmed
regardless.
Select Screen
Select Item
+-
Change Option
F1
General Help
F10
Save and Exit
ESC
Exit
Chapter 4: BIOS setup

Advertisement

Table of Contents
loading

This manual is also suitable for:

Kfn32-d sli shKfn32-d sli series

Table of Contents