Asus AAEON COM-RAPC6 User Manual
  1. Manuals
  2. Brands
  3. Asus Manuals
  4. Computer Hardware
  5. AAEON COM-RAPC6
  6. User manual
Asus AAEON COM-RAPC6 User Manual

Asus AAEON COM-RAPC6 User Manual

Com express module
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
COM-RAPC6
COM Express Module
st
User's Manual 1
Ed
Last Updated: February 22, 2024

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the AAEON COM-RAPC6 and is the answer not in the manual?

Questions and answers

Related Manuals for Asus AAEON COM-RAPC6

Summary of Contents for Asus AAEON COM-RAPC6

  • Page 1 COM-RAPC6 COM Express Module User’s Manual 1 Last Updated: February 22, 2024...

  • Page 2: Copyright Notice

    Copyright Notice This document is copyrighted, 2024. All rights are reserved. The original manufacturer reserves the right to make improvements to the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated, or transmitted in any form or by any means without the prior written permission of the original manufacturer.
  • Page 3 Acknowledgements All other products’ name or trademarks are properties of their respective owners. Microsoft Windows® is a registered trademark of Microsoft Corp. ⚫ Intel® is a registered trademark of Intel Corporation. ⚫ Intel® Core™ is a trademark of Intel Corporation. ⚫...
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity COM-RAPC6 ⚫ If any of these items are missing or damaged, please contact your distributor or sales representative immediately. Preface...
  • Page 5 About this Document This User’s Manual contains all the essential information, such as detailed descriptions and explanations on the product’s hardware and software features (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the product page at AAEON.com for the latest version of this document.
  • Page 6 Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
  • Page 7 If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Main Board/ Daughter Board/ Backplane 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ 连接器及线材 O：表示该有毒有害物质在该部件所有均质材料中的含量均在 SJ/T 11363-2006 标准规定的限量要求以下。 X：表示该有毒有害物质至少在该部件的某一均质材料中的含量超出...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...

  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications..................1 Specifications ......................2 Block Diagram ......................5 Chapter 2 – Hardware Information ..................6 Dimensions ....................... 7 Jumpers and Connectors ..................9 List of Connectors ....................10 2.3.1 MIPI CSI CH B (CN3) .................. 11 2.3.2 MIPI CSI CH C (CN4) ..................
  • Page 12 3.4.7 AAEON BIOS Robot .................. 44 3.4.7.1 Device Detecting Configuration ..........46 Setup Submenu: System I/O ................56 3.5.1 PCI Express Configuration................ 57 3.5.2 Storage Configuration ................60 3.5.2.1 VMD Configuration ................61 3.5.2.2 NVMe Configuration ..............63 3.5.2.3 SATA Configuration ................. 64 3.5.3 HD Audio Configuration ................

  • Page 13: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...

  • Page 14: Specifications

    Specifications System Form Factor COM Express, Type 6 13th Gen Intel® Core™ H/P/U Series Processors Chipset Integrated with Intel ® SoC Memory DDR5 SODIMM Socket x 2, non-ECC Default: up to 4800 MT/s, 64GB Customized BIOS: up to 5200 MT/s with P/H series CPU Onboard Storage BIOS UEFI...
  • Page 15 Display Graphics Controller Intel® Iris® Xe Graphics eligible Intel® UHD Graphics for 13th Gen Intel® Processors Video Output 4 Simultaneous Displays: DDI x 3, up to 3840 x 2160 @120Hz 18/24-bit Single/Dual Channel LVDS, up to 1920 x 1080, or eDP x 1, up to 3840 x 2160 @60Hz VGA x 1, up to 1920 x 1080 Ethernet...
  • Page 16 Environmental Operating Temperature 32°F ~ 140°F (0°C ~ 60°C) WiTAS2: -40°F ~ 185°F (-40°C ~ 85°C) on selected CPU Storage Temperature -40°F ~ 185°F (-40°C ~ 85°C) Operating Humidity 0% ~ 90% relative humidity, non-condensing CE/FCC Class A OS Support Windows®...

  • Page 17: Block Diagram

    Block Diagram Chapter 1 – Product Specifications...

  • Page 18: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...

  • Page 19: Dimensions

    Dimensions Chapter 2 – Hardware Information...
  • Page 20 With Active Cooling (Part No: COM-RAPC6-FAN01) With Heatspreader (Part No: COM-RAPC6-HSP01) Chapter 2 – Hardware Information...

  • Page 21: Jumpers And Connectors

    Jumpers and Connectors Component Side Solder Side Chapter 2 – Hardware Information...

  • Page 22: List Of Connectors

    List of Connectors Please refer to the table below for all of the board’s connectors that you can configure for your application Label Function MIPI CSI CH B MIPI CSI CH C COMAB1 Express Row A/B Connector COMCD1 Express Row C/D Connector DDR1 DDR5 SODIMM COM Connector DDR2...

  • Page 23: Mipi Csi Ch B (Cn3)

    2.3.1 MIPI CSI CH B (CN3) Signal VCC_3.3V VCC_3.3V CSI_DP_0 CSI_DN_0 CSI_DP_1 CSI_DN_1 CSI_DP_2 CSI_DN_2 CAM_RST# CSI_DP_3 CSI_DN_3 CSI_CLK_P CSI_CLK_N I2C_CLK Chapter 2 – Hardware Information...

  • Page 24: Mipi Csi Ch C (Cn4)

    Signal I2C_DAT CRD_PWREN IMGCLKOUT 2.3.2 MIPI CSI CH C (CN4) Signal VCC_3.3V VCC_3.3V CSI_DP_0 CSI_DN_0 CSI_DP_1 CSI_DN_1 CSI_DP_2 CSI_DN_2 CAM_RST# CSI_DP_3 CSI_DN_3 Chapter 2 – Hardware Information...

  • Page 25: Com Express Row A/B Connector (Comab1)

    Signal CSI_CLK_P CSI_CLK_N I2C_CLK I2C_DAT CRD_PWREN IMGCLKOUT 2.3.3 COM Express Row A/B Connector (COMAB1) Row A Row B Signal Signal GND (FIXED) GND (FIXED) GBE0_MDI3- GBE0_ACT# GBE0_MDI3+ LPC_FRAME# GBE0_LINK1000# LPC_AD0 GBE0_LINK2500# LPC_AD1 GBE0_MDI2- LPC_AD2 GBE0_MDI2+ LPC_AD3 GBE0_LINK GBE0_MDI1- GBE0_MDI1+ LPC_CLK GND (FIXED) GND (FIXED) GBE0_MDI0-...
  • Page 26 Row A Row B Signal Signal SUS_S3# SMB_ALERT# SATA0_TX+ SATA1_TX+ SATA0_TX- SATA1_TX- SUS_S4# SUS_STAT# SATA0_RX+ SATA1_RX+ SATA0_RX- SATA1_RX- GND (FIXED) GND (FIXED) SUS_S5# PWR_OK BATLOW# SATA_ACT# HDA_SYNC HDA_RST# HDA_SDIN0 GND (FIXED) GND (FIXED) AC_BITCLK SPKR AC_SDOUT I2C_CK BIOS_DIS0# I2C_DAT THRMTRIP# CB_THRM# USB6- USB7-...
  • Page 27 Row A Row B Signal Signal GND (FIXED) GND (FIXED) USB2- USB3- USB2+ USB3+ USB_2_3_OC# USB_0_1_OC# USB0- USB1- USB0+ USB1+ VCC_RTC PCIE_RST2_ESPI_EN# PCIE_RST1 SYS_RESET# LPC_SERIRQ CB_RESET# GND (FIXED) GND (FIXED) PCIE_TX5+ (CPU) PCIE_RX5+ (CPU) PCIE_TX5- (CPU) PCIE_RX5- (CPU) GPI0 GPO1 PCIE_TX4+ (CPU) PCIE_RX4+ (CPU) PCIE_TX4- (CPU)
  • Page 28 Row A Row B Signal Signal GPI2 WAKE1# (EC) PCIE_TX0+ (PCH) PCIE_RX0+ (PCH) PCIE_TX0- (PCH) PCIE_RX0- (PCH) GND (FIXED) GND (FIXED) LVDS_A0+ / eDP_PAIR2+ LVDS_B0+ LVDS_A0- / eDP_PAIR2- LVDS_B0- LVDS_A1+ / eDP_PAIR1+ LVDS_B1+ LVDS_A1- / eDP_PAIR1- LVDS_B1- LVDS_A2+ /eDP_PAIR0+ LVDS_B2+ LVDS_A2- /eDP_PAIR0- LVDS_B2- LVDS_VDD_EN...
  • Page 29 Row A Row B Signal Signal GPO0 VGA_HSYNC SPI_CLK VGA_VSYNC SPI_MOSI VGA_I2C_CK VGA_I2C_DAT SPI_CS# CB_STXD1X SMI# CB_SRXD1X SCI# A100 GND (FIXED) B100 GND (FIXED) A101 CB_STXD2X B101 CB_FAN_PWM A102 CB_SRXD2X B102 CB_FAN_TACH A103 PCH_LID# B103 PCH_SLEEP# A104 VCC_12V B104 VCC_12V A105 VCC_12V B105...

  • Page 30: Com Express Row C/D Connector (Comcd1)

    2.3.4 COM Express Row C/D Connector (COMCD1) Row C Row D Signal Signal GND (FIXED) GND (FIXED) GND (FIXED) GND (FIXED) USB_SSRX0- USB_SSTX0- USB_SSRX0+ USB_SSTX0+ GND (FIXED) GND (FIXED) USB_SSRX1- USB_SSTX1- USB_SSRX1+ USB_SSTX1+ GND (FIXED) GND (FIXED) USB_SSRX2- USB_SSTX2- USB_SSRX2+ USB_SSTX2+ GND (FIXED) GND (FIXED)
  • Page 31 Row C Row D Signal Signal RSVD DDI1_PAIR0+ RSVD DDI1_PAIR0- RSVD RSVD DDI1_PAIR1+ DDI1_PAIR1- GND (FIXED) GND (FIXED) DDI2_CTRLCLK_AUX+ DDI1_PAIR2+ DDI2_CTRLDATA_AUX- DDI1_PAIR2- DDI2_DDC_AUX_SEL DDI1_DDC_AUX_SEL RSVD RSVD DDI3_CTRLCLK_AUX+ DDI1_PAIR3+ DDI3_CTRLDATA_AUX- DDI1_PAIR3- DDI3_DDC_AUX_SEL RSVD DDI3_PAIR0+ DDI2_PAIR0+ DDI3_PAIR0- DDI2_PAIR0- GND (FIXED) GND (FIXED) DDI3_PAIR1+ DDI2_PAIR1+ DDI3_PAIR1-...
  • Page 32 Row C Row D Signal Signal GND (FIXED) GND (FIXED) PEG_RX0+ (CPU) * PEG_TX0+ (CPU) * PEG_RX0- (CPU) * PEG_TX0- (CPU) * PEG_LANE_RV# PEG_RX1+ (CPU) * PEG_TX1+ (CPU) * PEG_RX1- (CPU) * PEG_TX1- (CPU) * PEG_RX2+ (CPU) * PEG_TX2+ (CPU) * PEG_RX2- (CPU) * PEG_TX2- (CPU) * GND (FIXED)
  • Page 33 Row C Row D Signal Signal RSVD RSVD GND (FIXED) GND (FIXED) RSVD RSVD GND (FIXED) GND (FIXED) GND (FIXED) GND (FIXED) GND (FIXED) GND (FIXED) GND (FIXED) GND (FIXED) RSVD RSVD C100 GND (FIXED) D100 GND (FIXED) C101 D101 C102 D102 Chapter 2 –...
  • Page 34 Row C Row D Signal Signal C103 GND (FIXED) D103 C104 VCC_12V D104 VCC_12V C105 VCC_12V D105 VCC_12V C106 VCC_12V D106 VCC_12V C107 VCC_12V D107 VCC_12V C108 VCC_12V D108 VCC_12V C109 VCC_12V D109 VCC_12V C110 GND (FIXED) D110 GND (FIXED) Note: PEG [x8] (from Row C/D) is only supported by H series CPU (45W).

  • Page 35: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...

  • Page 36: System Test And Initialization

    System Test and Initialization The board uses certain routines to test and initialize board hardware. If the routines encounter an error during the tests, you will either hear a few short beeps or see an error message on the screen. There are two kinds of errors: fatal and non-fatal. The system can usually continue the boot up sequence with non-fatal errors.

  • Page 37: Ami Bios Setup

    AMI BIOS Setup The AMI BIOS ROM has a built-in Setup program that allows users to modify the basic system configuration. This information is stored in the battery-backed CMOS RAM and BIOS NVRAM so it retains the Setup information when the power is turned off. To enter Setup, power on the computer and press <Del>...

  • Page 38: Setup Submenu: Main

    Setup Submenu: Main Chapter 3 – AMI BIOS Setup...

  • Page 39: Setup Submenu: Advanced

    Setup Submenu: Advanced Chapter 3 – AMI BIOS Setup...

  • Page 40: Graphics Configuration

    3.4.1 Graphics Configuration Options Summary eDP/LVDS Configuration Optimal Default, Failsafe Default LVDS eDP/LVDS Off Select VBT for GOP Driver. Select Vbt to MIPI if any of the Display has MIPI. Chapter 3 – AMI BIOS Setup...

  • Page 41: Cpu Configuration

    3.4.2 CPU Configuration Options Summary Intel (VMX) Virtualization Disabled Technology Enabled Optimal Default, Failsafe Default When enabled, a VMX can utilize the additional hardware capabilities provided by Vanderpool Technology. Hyper-Threading Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Hyper-Threading Technology. Intel(R) SpeedStep(tm) Disabled Enabled...

  • Page 42: Efficient-Core Information

    Options Summary Disabled Intel(R) Speed Shift Technology Enabled Optimal Default, Failsafe Default Enable/Disable Intel(R) Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware-controlled P-states. 3.4.2.1 Efficient-Core Information Chapter 3 – AMI BIOS Setup...

  • Page 43: Performance-Core Information

    3.4.2.2 Performance-Core Information Chapter 3 – AMI BIOS Setup...

  • Page 44: View/Configure Turbo Options

    3.4.2.3 View/Configure Turbo Options Options Summary Energy Efficient P-State Disabled Enabled Optimal Default, Failsafe Default Enable/Disable Energy Efficient P-state feature. When set to 0, will disable access to ENERGY_PERFORMANCE_BIAS MSR and CPUID Function 6 ECX[3] will read 0 indicating no support for Energy Efficient policy setting. When set to 1 will enable access to ENERGY_PERFORMANCE_BIAS MSR 1B0h and CPUID Function 6 ECX[3] will read 1 indicating Energy Efficient policy setting is supported.
  • Page 45 Options Summary Energy Efficient Turbo Disabled Enabled Optimal Default, Failsafe Default Enable/Disable Energy Efficient Turbo Feature. This feature will opportunistically lower the turbo frequency to increase efficiency. Recommended only to disable in overclocking situations where turbo frequency must remain constant. Otherwise, leave enabled.
  • Page 46 Chapter 3 – AMI BIOS Setup...
  • Page 47 Options Summary P-core Turbo Ratio Limit 1 – 8 Optimal Default, Failsafe Default Numcore 0-7 Performance-core Turbo Ratio Limit Numcore 0-7 defines the core range, the turbo ratio is defined in Turbo Ratio Limit Ratio 0-7. If value is zero, this entry is ignored P-core Turbo Ratio Limit 47, 48 Optimal Default, Failsafe Default...

  • Page 48: Custom P-State Table

    3.4.2.4 Custom P-State Table Options Summary Number of P states Optimal Default, Failsafe Default Sets the number of custom P-states. At least 2 states must be present. Chapter 3 – AMI BIOS Setup...

  • Page 49: Memory Configuration

    3.4.3 Memory Configuration Chapter 3 – AMI BIOS Setup...

  • Page 50: On-Module H/W Monitor

    3.4.4 On-Module H/W Monitor FAN1: Auto – Slope Linear Options Summary Full Mode FAN 1 Manual Mode Auto – Slope Linear Optimal Default, Failsafe Default Smart Fan Mode Select. PWM signal Non-inverting Optimal Default, Failsafe Default Inverting Select output PWM of inverting or non-inverting signal. CPU Temperature (PECI) Optimal Default, Failsafe Default Thermal Monitoring Thermal Source 1 (T1)
  • Page 51 Options Summary PWM output when monitoring thermal sensor is exceeded. Range: 0 – 100. Shut-Off temperature Optimal Default, Failsafe Default PWM turns off when monitored thermal sensor is less or equal to. Range: 0 – 100. Start PWM Optimal Default, Failsafe Default The beginning PWM output value when Start-Up temperature is triggered.
  • Page 52 FAN1: Full Mode Options Summary FAN 1 Full Mode Optimal Default, Failsafe Default Manual Mode Auto – Slope Linear Smart Fan Mode Select. Chapter 3 – AMI BIOS Setup...
  • Page 53 FAN1: Manual Mode Options Summary FAN 1 Full Mode Manual Mode Optimal Default, Failsafe Default Auto – Slope Linear Smart Fan Mode Select. PWM setting Optimal Default, Failsafe Default The PWM value of manual mode. Range: 0 – 100. Chapter 3 – AMI BIOS Setup...

  • Page 54: On-Module Configuration

    3.4.5 On-Module Configuration Options Summary Battery Management Disabled Optimal Default, Failsafe Default One Battery Enable to support battery in ACPI OS by I2C_CK, I2C_DAT (B33, B34). Chapter 3 – AMI BIOS Setup...

  • Page 55: Power Management

    3.4.6 Power Management Options Summary Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select system power mode. Restore AC Power Loss Last State Always On Always Off Optimal Default, Failsafe Default IO Restore AC power Loss. RTC wake system from S5 Disable Optimal Default, Failsafe Default Fixed Time...

  • Page 56: Aaeon Bios Robot

    3.4.7 AAEON BIOS Robot Options Summary Sends watch dog before Disabled Optimal Default, Failsafe Default BIOS POST Enabled Enabled - Robot set Watch Dog Timer (WDT) right after power on, before BIOS start POST process. And then Robot will clear WDT on completion of POST. WDT will reset system automatically if it is not cleared before its timer counts down to zero.
  • Page 57 Options Summary OS Timer (minute) Optimal Default, Failsafe Default Timer count set to Watch Dog Timer for OS loading. Delayed POST (PEI phase) Disabled Optimal Default, Failsafe Default Enabled Enabled - Robot holds BIOS from starting POST, right after power on. This allows BIOS POST to start with stable power or start after system is physically warmed-up.

  • Page 58: Device Detecting Configuration

    3.4.7.1 Device Detecting Configuration Options Summary Action Reset System Optimal Default, Failsafe Default Hold System Select action that robot should do. Soft or hard reset Soft Optimal Default, Failsafe Default Hard Select reset type robot should send on each boot. Retry-Count Optimal Default, Failsafe Default Fill retry counter here.
  • Page 59 Options Summary Action Reset System Hold System Optimal Default, Failsafe Default Select action that robot should do. Holding time out (second) Optimal Default, Failsafe Default Fill hold time out here. Robot will hold system no longer then time-out value, and then let system continue its POST.
  • Page 60 3.4.8.1.1 Device #* Detecting Configuration – Interface Options Summary Interface Disabled Optimal Default, Failsafe Default SMBUS Legacy I/O Super I/O MMIO Select interface robot should use to communicate with device. Chapter 3 – AMI BIOS Setup...
  • Page 61 3.4.8.1.2 Device #* Detecting Configuration – PCI Options Summary When interface item set to "PCI" will show below items Optimal Default, Failsafe Default Fill BUS number to a PCI device, in hexadecimal. Range: 0 – FF. Device Optimal Default, Failsafe Default Fill DEVICE number to a PCI device, in hexadecimal.
  • Page 62 Options Summary In condition Present Optimal Default, Failsafe Default Specified register data Select the condition that robot should check for device. Present - device is detected. According to register - Robot read register according to configuration. Note: Device will be considered 'Present' by Robot, when data read from device is not 0xFF.
  • Page 63 Options Summary Device Is not Optimal Default, Failsafe Default Select that robot should or should not do action if condition met. In High/Low level Optimal Default, Failsafe Default High Select High/Low level of the DIO pin that robot should do action. 3.4.8.1.4 Device #* Detecting Configuration –...
  • Page 64 Options Summary Select that robot should or should not do action if condition met. In condition Present Optimal Default, Failsafe Default Specified register data Select the condition that robot should check for device. Present - device is detected According to register - Robot read register according to configuration. Note: Device will be considered 'Present' by Robot, when data read from device is not 0xFF.
  • Page 65 Options Summary Device Is not Optimal Default, Failsafe Default Select that robot should or should not do action if condition met. In condition Present Optimal Default, Failsafe Default Specified register data Select the condition that robot should check for device. Present - device is detected.
  • Page 66 3.4.8.1.6 Device #* Detecting Configuration – Super I/O Options Summary When interface item set to "Super I/O" will show below items Super I/O LDN Optimal Default, Failsafe Default Fill LDN number to a Super I/O device. Range: 0~FF. Device Is not Optimal Default, Failsafe Default Select that robot should or should not do action if condition met.
  • Page 67 3.4.8.1.7 Device #* Detecting Configuration – MMIO Options Summary When interface item set to "MMIO" will show below items MMIO Address Optimal Default, Failsafe Default Fill Memory Mapped I/O address device is responding to. Range: 0~FFFFFFFF. Device Is not Optimal Default, Failsafe Default Select that robot should or should not do action if condition met.

  • Page 68: Setup Submenu: System I/O

    Setup Submenu: System I/O Chapter 3 – AMI BIOS Setup...

  • Page 69: Pci Express Configuration

    3.5.1 PCI Express Configuration Options Summary PCI Express Root Port 1 - 2 Disabled Enabled Optimal Default, Failsafe Default Control the PCI Express Root Port. PCIe Speed Auto Optimal Default, Failsafe Default Gen1 Gen2 Gen3 Chapter 3 – AMI BIOS Setup...
  • Page 70 Options Summary Gen4 Configure PCIe Speed. Hot Plug Disabled Optimal Default, Failsafe Default Enabled PCI Express Hot Plug Enable/Disable. Pcie Pll SSC Auto Optimal Default, Failsafe Default 0.0% 0.1% 0.2% 0.3% 0.4% 0.5% 0.6% 0.7% 0.8% 0.9% 1.0% 1.1% 1.2% 1.3% 1.4% 1.5%...
  • Page 71 Options Summary PCIE Controller Setting. PCIe 4 - 7 reversal Non-Reversed Optimal Default, Failsafe Default Reversed PCIE LANE REVERSAL. PCI Express 4 - 7 Disabled Enabled Optimal Default, Failsafe Default Control the PCI Express Root Port. PCIe Speed Auto Optimal Default, Failsafe Default Gen1 Gen2 Gen3...

  • Page 72: Storage Configuration

    3.5.2 Storage Configuration Chapter 3 – AMI BIOS Setup...

  • Page 73: Vmd Configuration

    3.5.2.1 VMD Configuration Options Summary Enable VMD controller Disabled Optimal Default, Failsafe Default Enabled Enable/Disable to VMD controller. Chapter 3 – AMI BIOS Setup...
  • Page 74 Options Summary RAID0 Disabled Enabled Optimal Default, Failsafe Default Enable/Disable “RAID0 support". RAID1 Disabled Enabled Optimal Default, Failsafe Default Enable/Disable “RAID1 support". RAID5 Disabled Enabled Optimal Default, Failsafe Default Enable/Disable “RAID5 support". RAID10 Disabled Enabled Optimal Default, Failsafe Default Enable/Disable “RAID10 support". Chapter 3 –...

  • Page 75: Nvme Configuration

    3.5.2.2 NVMe Configuration Chapter 3 – AMI BIOS Setup...

  • Page 76: Sata Configuration

    3.5.2.3 SATA Configuration Options Summary SATA Controller(s) Disabled Enabled Optimal Default, Failsafe Default Enable/Disable SATA Device. Port 4 - 5 Disabled Enabled Optimal Default, Failsafe Default Enable or Disable SATA Port. Hot Plug Disabled Optimal Default, Failsafe Default Enabled Designates this port as Hot Pluggable. SATA Device Type Hard Disk Drive Optimal Default, Failsafe Default...

  • Page 77: Hd Audio Configuration

    3.5.3 HD Audio Configuration Options Summary HD Audio Disabled Enabled Optimal Default, Failsafe Default Control Detection of the HD-Audio device. Disabled = HDA will be unconditionally disabled. Enabled = HDA will be unconditionally enabled. Chapter 3 – AMI BIOS Setup...

  • Page 78: Digital Io Port Configuration

    3.5.4 Digital IO Port Configuration Options Summary GPIO 1 - 4 Output Input Optimal Default, Failsafe Default Set DIO as Input or Output. GPIO 5 - 8 Output Optimal Default, Failsafe Default Input Set DIO as Input or Output. Output Level High Optimal Default, Failsafe Default Set output level when DIO pin is output.

  • Page 79: Legacy Logical Devices Configuration

    3.5.5 Legacy Logical Devices Configuration Chapter 3 – AMI BIOS Setup...

  • Page 80: Serial Port 1 Configuration

    3.5.5.1 Serial Port 1 Configuration Options Summary Use This Device Disable Enable Optimal Default, Failsafe Default Enable or Disable this Logical Device. Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=3F8h; IRQ=4; DMA; IO=2C8h; IRQ=11; DMA; Allows user to change the device resource settings. New settings will be reflected on this setup page after system restarts.

  • Page 81: Serial Port 2 Configuration

    3.5.5.2 Serial Port 2 Configuration Options Summary Use This Device Disable Enable Optimal Default, Failsafe Default Enable or Disable this Logical Device. Use Automatic Settings Optimal Default, Failsafe Default Possible: IO=2F8h; IRQ=3; DMA; IO=2D8h; IRQ=10; DMA; Allows user to change the device resource settings. New settings will be reflected on this setup page after system restarts.

  • Page 82: Serial Port Console Redirection

    3.5.6 Serial Port Console Redirection Options Summary Console Redirection EMS Disable Optimal Default, Failsafe Default Enable Console Redirection Enable or Disable. Chapter 3 – AMI BIOS Setup...

  • Page 83: Setup Submenu: Security

    Setup Submenu: Security Change Administrator/User Password You can set an Administrator password. If you set an Administrator password, you can then set a User password. User passwords do not have access to many of the features in the Setup utility. Select the password you want to set and press <Enter>.

  • Page 84: Trusted Computing

    3.6.1 Trusted Computing Options Summary Security Device Support Disable Enable Optimal Default, Failsafe Default Enables or Disables BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A interface will not be available. SHA256 PCR Bank Disable Enable Optimal Default, Failsafe Default...
  • Page 85 Options Summary Platform Hierarchy Disabled Enabled Optimal Default, Failsafe Default Enable or disable Platform Hierarchy. Storage Hierarchy Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Storage Hierarchy. Endorsement Hierarchy Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Endorsement Hierarchy. Physical Presence Spec Version Optimal Default, Failsafe Default...

  • Page 86: Secure Boot

    3.6.2 Secure Boot Options Summary Secure Boot Disabled Optimal Default, Failsafe Default Enabled Secure Boot feature is Active if Secure Boot is Enabled, Platform Key (PK) is enrolled and the System is in User mode. The mode change requires platform reset. Secure Boot Mode Custom Optimal Default, Failsafe Default...

  • Page 87: Key Management

    3.6.2.1 Key Management Options Summary Factory Key Provision Disabled Optimal Default, Failsafe Default Enabled Install factory default Secure Boot keys after the platform reset and while the System is in Setup mode. Restore Factory Keys Force System to User Mode. Install factory default Secure Boot key databases. Reset to Setup Mode Delete all Secure Boot key databases from NVRAM.
  • Page 88 Options Summary Platform Key (PK) Update Delete Key Exchange Keys (KEK) Details Export Update Append Delete Authorized Signatures (db) Details Export Update Append Delete Forbidden Signatures (dbx) Details Export Update Append Delete Authorized TimeStamps (dbt) Update Append OsRecovery Signatures (dbr) Update Append Enroll Factory Defaults or load certificates from a file:...

  • Page 89: Setup Submenu: Boot

    Setup Submenu: Boot Options Summary Quiet Boot Disabled Enabled Optimal Default, Failsafe Default Enables or Disables Quite Boot option. Network Stack Disabled Optimal Default, Failsafe Default Enabled Chapter 3 – AMI BIOS Setup...

  • Page 90: Setup Submenu: Save & Exit

    Setup Submenu: Save & Exit Chapter 3 – AMI BIOS Setup...

  • Page 91: Chapter 4 - Drivers Installation

    Chapter 4 Chapter 4 – Drivers Installation...

  • Page 92: Drivers Download And Installation

    Drivers Download and Installation Drivers for the COM-RAPC6 can be downloaded from the product page on the AAEON website by following this link: https://www.aaeon.com/en/ Download the driver(s) you need and follow the steps below to install them. Chipset Driver Open the folder where you unzipped the Chipset Drivers Run the SetupChipset.exe file in the folder Follow the instructions Drivers will be installed automatically...
  • Page 93 Install Audio Drivers Note: Ensure Intel Smart Sound Driver (10.29.00.8102) is installed before the Realtek Audio driver (Realtek Audio 6.0.9034.2) Install Intel Smart Sound Driver Open the Audio folder Open the 10.29.00.8102 subfolder Follow the setup information within the file to manually install driver. Install Realtek Audio Driver Open the Audio folder Open the Realtek Audio 6.0.9034.2 folder...

  • Page 94: Appendix A - I/O Information

    Appendix A Appendix A - I/O Information...

  • Page 95: I/O Address Map

    I/O Address Map Appendix A – I/O Information...

  • Page 96: A.2 Memory Address Map

    A.2 Memory Address Map Appendix A – I/O Information...

  • Page 97: A.3 Large Memory Address Map

    A.3 Large Memory Address Map Appendix A – I/O Information...

  • Page 98: A.4 Irq Mapping Chart

    A.4 IRQ Mapping Chart Appendix A – I/O Information...
  • Page 99 Appendix A – I/O Information...
  • Page 100 Appendix A – I/O Information...
  • Page 101 Appendix A – I/O Information...
  • Page 102 Appendix A – I/O Information...
  • Page 103 Appendix A – I/O Information...
  • Page 104 Appendix A – I/O Information...
  • Page 105 Appendix A – I/O Information...
  • Page 106 Appendix A – I/O Information...

Table of Contents