Texas Instruments BQ77307 Technical Reference Manual

Hide thumbs Also See for BQ77307:

Instruction manual (50 pages)

Table Of Contents

Table of Contents

Quick Links

Download this manual

BQ77307

Technical Reference Manual

Literature Number: SLUUCY8

DECEMBER 2023

Table of Contents

Need help?

Do you have a question about the BQ77307 and is the answer not in the manual?

Questions and answers

Summary of Contents for Texas Instruments BQ77307

Page 1 BQ77307 Technical Reference Manual Literature Number: SLUUCY8 DECEMBER 2023...
Page 3: Table Of Contents
Pins...............................34 6.3 LDOs....................................6.4 ALERT Pin Operation...............................36 6.5 TS Pin Operation................................37 6.6 Device Event Timing................................ 7 Operational Modes................................39 7.1 Overview of Operational Modes............................39 7.2 NORMAL Mode................................39 SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 4 10.2 Protections..................................10.2.1 Protections:Cell Voltage............................10.2.2 Protections:Current..............................70 10.2.3 Protections:Temperature............................10.3 Power..................................... 10.3.1 Power:Configuration..............................10.3.2 Power:Shutdown..............................10.4 Security..................................10.4.1 Security:Settings..............................77 10.4.2 Data Memory Summary............................79 11 Revision History..................................81 BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 5: Read This First
Read This First About This Manual This technical reference manual (TRM) discusses the modules and peripherals of the BQ77307 device, and how each is used to build a complete battery pack monitor and protection solution. For details on the hardware device...
Page 7: Introduction
(LFP), and LTO battery packs. Each device includes a high accuracy voltage, current, and temperature protection subsystem, with integrated low-side protection NFET drivers, and a programmable LDO for external system use. The BQ77307 provides an interrupt to a host processor and integrates an I C host communication interface supporting up to 400-kHz operation with optional CRC to read status information.
Page 9: Device Description
Chapter 2 Device Description 2.1 Overview The BQ77307 product is a highly integrated, accurate battery primary or secondary protector for 2-series to 7-series Li-Ion, Li-Polymer, LiFePO (LFP), and LTO battery packs. A feature-rich and highly configurable protection subsystem provides a wide set of protections which can be triggered and recovered completely autonomously by the device or under full control of a host processor.
Page 11: Device Configuration
Device Configuration 3.1 Direct Commands and Subcommands The BQ77307 device includes support for direct commands and subcommands. The direct commands are accessed using a 7-bit command address that is sent from a host through the device serial communications interface and either triggers an action, or provides a data value to be written to the device, or instructs the device to report data back to the host.
Page 12: Configuration Using Otp Or Registers
Write only 0 to command or subcommand bits denoted RSVD_0. Write only 1 to bits denoted RSVD_1. 3.2 Configuration Using OTP or Registers The BQ77307 device includes Data Memory registers with values stored in digital logic, as well as one-time programmable (OTP) memory, which holds device trim information and default settings for registers. At initial power-up or after a reset, the device loads the OTP settings into registers, which are used by the device logic during operation.
Page 13: Data Formats
Integer values are stored in 2's-complement format in 1-byte, 2-byte, or 4-byte values in little endian byte order. I4 L I4 L I4 H I4 H 3.3.3 Hex Bit register definitions are stored in unsigned integer format. SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 15: Device Security
Chapter 4 Device Security The BQ77307 device includes two security modes: SEALED and FULLACCESS, which can be used to limit the ability to view or change settings. In SEALED mode, most data and status can be read using commands and subcommands, but only selected settings can be changed.
Page 16 The catalog, uncustomized BQ77307 device is by default in FULLACCESS mode, so all settings can be configured in registers by the customer. If a customized, preprogrammed device is developed by TI, and the device is intended to only be used in standalone mode, then it can be preprogrammed with the Security:Security Settings[PERM_SEAL] bit set, such that settings can never be changed.
Page 17: Protection Subsystem
Protection Subsystem 5.1 Protections Overview The BQ77307 integrates an extensive protection subsystem which can monitor a variety of parameters, initiate protective actions, and autonomously recover based on conditions. The device also includes a wide range of flexibility, such that the device can be configured to monitor and initiate protective action, but with recovery controlled by a host processor, or such that the device only monitors and alerts the host processor whenever conditions warrant protective action, but with action and recovery fully controlled by the host processor.
Page 18 Overtemperature in Charge Safety Fault Undertemperature in Discharge Safety Fault Undertemperature in Charge Safety Fault OTINT Internal Overtemperature Safety Fault RSVD0 Reserved VREF VREF Diagnostic Fault VSS Diagnostic Fault BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 19: Protection Evaluation And Detection
Protections:Temperature:Internal Overtemperature Protection Threshold, and the internal overtemperature shutdown (based on Power:Shutdown:Shutdown Temperature). The BQ77307 device also includes an evaluation of the voltage of an external thermistor on the TS pin to implement several temperature protections (OTC, OTD, UTC, UTD) described in later sections. The device uses an internal, factory trimmed 20-kΩ...
Page 20: Cell Overvoltage Protection
Options[SFET] data memory configuration bit. The BQ77307 provides an option for the device to autonomously disable the CHG FET when current is detected below the body diode threshold. The DSG FET can remain enabled in this mode (based on configuration), but the CHG FET can be disabled to reduce the power flowing through the gate-source resistor around the CHG FET when current is low.
Page 21: Cell Undervoltage Protection
5.5 Cell Undervoltage Protection The BQ77307 integrates Cell Undervoltage Protection (CUV), periodically monitoring the voltage of every cell, and triggering a CUV alert or fault when a cell voltage falls below the CUV threshold. The CUV threshold is programmable from 0.0 V to 5.5 V in 1 mV steps and is set by the Protections:Cell Voltage:Cell Undervoltage Protection Threshold configuration register.
Page 22: Short Circuit In Discharge Protection
5.6 Short Circuit in Discharge Protection The BQ77307 integrates Short Circuit in Discharge Protection (SCD) using a dedicated comparator that monitors the differential voltage across the SRN - SRP pins and triggers an SCD alert or fault when the voltage exceeds a programmable threshold VSCD.
Page 23: Overcurrent In Charge Protection
5.7 Overcurrent in Charge Protection The BQ77307 integrates Overcurrent in Charge Protection (OCC) using a comparator that monitors the differential voltage across the SRP - SRN pins and triggers an OCC alert or fault when the voltage exceeds a programmable threshold VOCC.
Page 24: Overcurrent In Discharge 1 And 2 Protections
5.8 Overcurrent in Discharge 1 and 2 Protections The BQ77307 integrates two Overcurrent in Discharge Protections (OCD1, OCD2) using a comparator that monitors the differential voltage across the SRN - SRP pins and triggers an OCD1 or OCD2 alert or fault when the voltage exceeds a programmable threshold VOCD1 and VOCD2, respectively.
Page 25: Current Protection Latch
5.9 Current Protection Latch The BQ77307 also includes a current protection latch, which prevents the device from continually attempting time-based recovery indefinitely if a short circuit or overcurrent condition persists. Each time an SCD or OCD1 or OCD2 or OCC fault occurs, a latch counter is incremented. If a current protection fault does not occur for 5-sec after re-enabling the pertinent FET, the counter is cleared.
Page 26: Chg Detector
5.10 CHG Detector The BQ77307 provides a signal that indicates if the CHG pin voltage is above a level of approximately 2 V. The raw value of this flag can be read through the communications interface, and an alarm can be generated on the ALERT pin whenever the debounced version of this flag changes state, based on device settings.
Page 27: Overtemperature In Discharge Protection
5.12 Overtemperature in Discharge Protection The BQ77307 device integrates an Overtemperature in Discharge (OTD) Protection that compares the voltage of an external negative temperature coefficient (NTC) thermistor on the TS pin to a programmable threshold VOTD, and triggers an alert or fault if the voltage is less than the threshold. The thermistor is biased using an on-chip 20-kΩ...
Page 28: Internal Overtemperature Protection
5.14 Undertemperature in Charge Protection The BQ77307 device integrates an Undertemperature in Charge (UTC) Protection that compares the voltage of an external negative temperature coefficient (NTC) thermistor on the TS pin to a programmable threshold VUTC, and triggers an alert or fault when the voltage at the thermistor is greater than the threshold.
Page 29: Undertemperature In Discharge Protection
5.15 Undertemperature in Discharge Protection The BQ77307 device integrates an Undertemperature in Discharge (UTD) Protection that compares the voltage of an external negative temperature coefficient (NTC) thermistor on the TS pin to a programmable threshold VUTD, and triggers an alert or fault when the voltage is greater than the threshold. The thermistor is biased using an on-chip 20-kΩ...
Page 30: Cell Open Wire Detection
The BQ77307 device supports detecting a disconnection between a cell in the pack and the cell attachment to the PCB containing BQ77307. Without this check, the voltage at the cell input pin of the BQ77307 device can persist for some time on the board-level capacitor, leading to incorrect protection decisions. The Cell Open Wire detection in the BQ77307 device operates by enabling a small current source from each cell to VSS at programmable intervals.
Page 31: Voltage Reference Diagnostic Protection
5.21 Internal Factory Trim Diagnostic Protection The BQ77307 device performs a check of the digital trim information within the device at initial power up or after any full reset. If an error is detected during this check, the device immediately transitions to SHUTDOWN mode.
Page 33: Device Status And Controls
Device Status and Controls 6.1 0x00 Control Status() and 0x12 Battery Status() Commands The BQ77307 device includes a 0x00 Control Status() command, which is primarily intended for legacy bqStudio auto-detection and is not recommended for customer usage. The 0x00 Control Status() command behaves similarly to 0x3E and 0x3F when written, accepting subcommand addresses.
Page 34: Unused Vc Cell Input Pins
RSVD0 Reserved 6.2 Unused VC Cell Input Pins If the BQ77307 device is used in a system with fewer than 7 series cells, specific cells must be used for connection to real cells, as shown in Table 6-2. Short out the unused cell inputs on the circuit board. The device only evaluates protections associated with those cells designated as real cells.
Page 35: Ldos
6.3 LDOs The BQ77307 contains an integrated 1.8 V LDO (REG18) that provides a regulated 1.8 V supply voltage for the device's internal circuitry and digital logic. The supply current for this LDO is drawn from the BAT pin.
Page 36: Alert Pin Operation
6.4 ALERT Pin Operation The BQ77307 includes functionality to generate an alarm signal at the ALERT pin, which can be used as an interrupt to a host processor. The ALERT pin is an open-drain pin that is pulled low by the device whenever an alarm signal is generated.
Page 37: Ts Pin Operation
6.5 TS Pin Operation The TS pin on the BQ77307 device can be used to implement cell temperature protections with a thermistor connected from the TS pin to VSS, if the Settings:Configuration:TS Mode[TSMODE] bit is set. In this mode, the pin is internally connected to a 20-kΩ...
Page 39: Operational Modes
Figure 7-1. BQ77307 Operational Power Modes 7.2 NORMAL Mode When in NORMAL mode, the BQ77307 regularly evaluates cell voltage, pack current, and thermistor and internal die temperature, implementing all enabled battery protections, and controlling FET drivers based on programmed settings.
Page 40: Shutdown Mode
FETs if conditions and settings allow. The BQ77307 wakes from SHUTDOWN if a voltage is applied at the TS or VC0 pins above a level of approximately 1.2 V. If the shutdown sequence has been initiated, but the device detects the wakeup criteria (either the TS or VCO pin voltage detected high) is present, then the device stays in a "soft shutdown"...
Page 41 When the device exits CONFIG_UDPATE mode, it evaluates whether or not any protection faults are present, based on the new settings. SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 43: C Serial Communications
C serial communications interface in the BQ77307 device acts as a target device and supports rates up to 400 kHz with an optional CRC check. The BQ77307 initially powers up by default with CRC disabled, which is determined by the OTP settings factory programmed by TI. The host can change the CRC mode setting while in CONFIG_UPDATE mode, then the new setting takes effect upon exit of CONFIG_UPDATE mode.
Page 44 When the controller detects an invalid CRC, the I C controller NACKs the CRC, which causes the I C target to go to an idle state. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 45: Commands And Subcommands
Table 9-1. Safety Alert A Register Field Descriptions Field Description Cell Overvoltage Safety Alert 0 = Indicates protection alert has not triggered 1 = indicates protection alert has triggered SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 46: Safety Status A Register
0 = Indicates the number of attempted current protection recoveries has not yet exceeded the latch count. 1 = Indicates the number of attempted current protection recoveries has exceeded the latch count, and autorecovery based on time is disabled. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 47: Safety Alert B Register
Table 9-4. Safety Status B Register Field Descriptions Field Description Overtemperature in Discharge Safety Fault 0 = Indicates protection fault has not triggered 1 = indicates protection fault has triggered SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 48: Battery Status Register
This flag asserts if an enabled safety fault is present. 0 = Indicates an enabled safety fault is not present 1 = Indicates an enabled safety fault is present BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 49: Alarm Status Register
RSVD0 CHECK CHECK RSVD0 RSVD0 RSVD0 INITCOMP CDTOGGLE Description: Latched signal used to assert the ALERT pin. Write a bit high to clear the latched bit. SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 50 This bit is latched when the debounced CHG Detector signal is different from the last debounced value. 0 = Flag is not set 1 = Flag is set BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 51: Alarm Raw Status Register
This bit is set when the CHG Detector output is set, indicating that the CHG pin has been detected above a level of approximately 2 V. 0 = CHG Detector output is not set 1 = CHG Detector output is set SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 52: Alarm Enable Register
0 = This bit in Alarm Raw Status() is not included in Alarm Status() 1 = This bit in Alarm Raw Status() is included in Alarm Status() BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 53: Fet Control Register
0 = DSG FET driver is allowed to turn on if other conditions are met. 1 = DSG FET driver is forced on. 9.2.10 REGOUT CONTROL Register RSVD0_2 RSVD0_1 RSVD0_0 TS_ON REG_EN REGOUTV_2 REGOUTV_1 REGOUTV_0 SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 54: Command-Only Subcommands
Bytes 5-4: Build Number (Big-Endian): Firmware build number in big-endian, binary coded decimal format for compatibility with legacy products Bit descriptions can be found in FW VERSION Register. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 55: Bitfield Definitions For Subcommands
FVBLDNUM_15 FVBLDNUM_14 FVBLDNUM_13 FVBLDNUM_12 FVBLDNUM_11 FVBLDNUM_10 FVBLDNUM_9 FVBLDNUM_8 FVBLDNUM_7 FVBLDNUM_6 FVBLDNUM_5 FVBLDNUM_4 FVBLDNUM_3 FVBLDNUM_2 FVBLDNUM_1 FVBLDNUM_0 FVFWVER_15 FVFWVER_14 FVFWVER_13 FVFWVER_12 FVFWVER_11 FVFWVER_10 FVFWVER_9 FVFWVER_8 FVFWVER_7 FVFWVER_6 FVFWVER_5 FVFWVER_4 FVFWVER_3 FVFWVER_2 FVFWVER_1 FVFWVER_0 SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 56: Hw Version Register
9.5.4 SECURITY KEYS Register FAKEY2_6_15 FAKEY2_6_14 FAKEY2_6_13 FAKEY2_6_12 FAKEY2_6_11 FAKEY2_6_10 FAKEY2_6_9 FAKEY2_6_8 FAKEY2_6_7 FAKEY2_6_6 FAKEY2_6_5 FAKEY2_6_4 FAKEY2_6_3 FAKEY2_6_2 FAKEY2_6_1 FAKEY2_6_0 FAKEY1__15 FAKEY1__14 FAKEY1__13 FAKEY1__12 FAKEY1__11 FAKEY1__10 FAKEY1__9 FAKEY1__8 BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 57: Prot Recovery Register
1 = Recovery of an OCC fault is triggered. TEMPREC Temperature fault recovery 0 = Recovery of a temperature fault is not triggered 1 = Recovery of a temperature fault is triggered. SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 59: Data Memory
Settings Configuration REGOUT Config 0x00 0xFF 0x08 RSVD0_3 RSVD0_2 RSVD0_1 RSVD0_0 REG_EN REGCTL_2 REGCTL_1 REGCTL_0 Description: This register contains settings to control the REGOUT voltage regulator SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 60 I2CLLTOT_2 I2CLLTOT_1 I2CLLTOT_0 RSVD0_5 RSVD0_4 RSVD0_3 RSVD0_2 RSVD0_1 RSVD0_0 I2CBBTO Description: This register includes configuration settings for the I C address for the serial communications interface BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 61 0 = TS pin is used for external thermistor temperature protection, with the internal pullup resistor enabled during each evaluation. 1 = TS pin is not used for external thermistor temperature protection. SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 62 0 = This bit in Alarm Raw Status() is not included in Alarm Status() 1 = This bit in Alarm Raw Status() is included in Alarm Status() BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 63 1 = This bit in Alarm Raw Status() is included in Alarm Status() 10.1.1.9 Settings:Configuration:FET Options Class Subclass Name Type Default Unit Settings Configuration FET Options 0x00 0xFF 0x18 SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 64 This bit enables or disables the capability to manually recover faults using the PROT_RECOVERY() subcommand. 0 = PROT_RECOVERY() subcommand cannot be used in SEALED mode. 1 = PROT_RECOVERY() subcommand can be used in SEALED mode. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 65: Settings:protection
0 = Disabled 1 = Enabled CURLATCH Current latch protection 0 = Disabled 1 = Enabled REGOUT REGOUT safety check 0 = Disabled 1 = Enabled SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 66 Overcurrent in discharge protection 1 0 = DSG FET is not disabled when protection is triggered. 1 = DSG FET is disabled when protection is triggered. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 67 1 = CHG FET is disabled when protection is triggered. 10.1.2.5 Settings:Protection:Both FET Protections B Class Subclass Name Type Default Unit Settings Protection Both FET Protections B 0x00 0xFF 0x06 SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 68: Protections
Name Type Default Unit Cell Undervoltage Protection Protections Cell Voltage 5500 2500 Threshold Description: This parameter sets the Cell Undervoltage Protection threshold in units of mV. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 69 Cell Voltage Delay intervals Description: This parameter sets the Cell Overvoltage Protection delay. Units are the number of CHECK intervals and can range from 1 to 255. SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 70: Protections:current
0x81 - 0xC0 = 181.475 ms to 488.915 ms in steps of 4.88 ms 0xC1 - 0xFF = 498.675 ms to 1103.795 ms in steps of 9.77 ms BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 71 0xC1 - 0xFF = 498.675 ms to 1103.795 ms in steps of 9.77 ms 10.2.2.7 Protections:Current:Short Circuit in Discharge Protection Threshold Class Subclass Name Type Default Unit Short Circuit in Discharge Protections Current 0x00 0xFF Varying Protection Threshold SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 73: Protections:temperature
Overtemperature in Charge CHECK Protections Temperature Protection Delay Intervals Description: This parameter configures the delay for the Overtemperature in Charge Protection in units of numbers of CHECK intervals. SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 74 TS pin voltage is detected below this threshold. This sets the threshold detected at the TS pin from 0 to 255 in units of V / 359. REG18 BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 75 Protection. The protection recovers when the TS pin voltage falls below this threshold. This sets the threshold detected at the TS pin from 0 to 255 in units of V / 252. REG18 SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 76: Power
DSG FET is on, the CHG FET is turned on. When charge current is detected greater than Power:Configuration:Body Diode Threshold and the CHG FET is on, the DSG FET is turned on. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 77: Power:shutdown
Default Unit Security Settings Security Settings 0x00 0x07 RSVD0_4 RSVD0_3 RSVD0_2 RSVD0_1 RSVD0_0 SEAL LOCK_CFG PERM_SEAL Description: These bits configure the security settings of the device SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 78 This is the second word of the security key that must be sent to transition from SEALED to FULLACCESS mode. Do not choose a word that is identical to a subcommand address or the same as the first word. BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 79: Data Memory Summary
Short Circuit in Discharge Protections Current 0x903D 0x00 0x0A 0x01 Varying Protection Delay Protections Current 0x903E Latch Limit 0x00 0x07 Varying Protections Current 0x903F Recovery Time Seconds SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 80 Security Settings 0x00 0x07 Security Settings 0x905A Full Access Key Step 1 0x0000 0xFFFF 0x0414 Security Settings 0x905C Full Access Key Step 2 0x0000 0xFFFF 0x3672 BQ77307 SLUUCY8 – DECEMBER 2023 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 81: Revision History
Revision History Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. DATE REVISION NOTES December 2023 Initial Release SLUUCY8 – DECEMBER 2023 BQ77307 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated...
Page 83 TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated...

Texas Instruments BQ77307 Technical Reference Manual

Read this First

1 Introduction

2 Device Description

3 Device Configuration

4 Device Security

5 Protection Subsystem

6 Device Status and Controls

7 Operational Modes

100 C Serial Communications

9 Commands and Subcommands

10 Data Memory

11 Revision History

Quick Links

Need help?

Questions and answers

Related Manuals for Texas Instruments BQ77307

Summary of Contents for Texas Instruments BQ77307

Table of Contents