VESTEL MB300 Service Manual
  1. Manuals
  2. Brands
  3. VESTEL Manuals
  4. TV
  5. MB300
  6. Service manual
VESTEL MB300 Service Manual

VESTEL MB300 Service Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

MB300 IDTV
SERVICE MANUAL

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MB300 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for VESTEL MB300

Summary of Contents for VESTEL MB300

  • Page 1 MB300 IDTV SERVICE MANUAL...

  • Page 2: Table Of Contents

    Table of Contents INTRODUCTION ..............................2 TUNER ................................... 3 A. Digital and Analog TV Tuner: (Si2151 / U6) ....................... 3 B. Digital Satellite Tuner (AV2018 / U27) ........................5 LNB SUPPLY AND CONTROL IC (MPS8126 / U26) ..................7 DEMODULATOR STAGE (Si2169 / U5) ......................9 AUDIO AMPLIFIER STAGES ...........................

  • Page 3: Introduction

    E. Keypad Touchpad Problems ............................ 68 F. USB Problems ................................68 G. No Sound Problem ..............................69 H. Standby On/Off Problem ............................70 İ. No Signal Problem ..............................70 GENERAL BLOCK DIAGRAM ......................... 73 1. INTRODUCTION 17MB300 main board is driven by Mediatek SOC. This IC is a single chip Android TV with built in digital tuner solution that supports channel decoding, MPEG decoding, and media-center functionality enabled by a high performance AV CODEC and CPU.

  • Page 4: Tuner

    2. TUNER A. DIGITAL AND ANALOG TV TUNER: (SI2151 / U6) Description The Si2151 is Silicon Labs' sixth-generation hybrid TV tuner supporting all worldwide terrestrial and cable TV standards. Requiring no external balun, SAW filters, wirewound inductors or LNAs, the Si2151 offers the lowest-cost BOM for a hybrid TV tuner.
  • Page 5 Table 1: Pin Description Figure 2: Functional Block Diagram...

  • Page 6: Digital Satellite Tuner (Av2018 / U27)

    Table 2: Recommended Operating Conditions B. DIGITAL SATELLITE TUNER (AV2018 / U27) Description The AV2018 is a highly integrated silicon tuner for DVB-S2 standard. It integrates a synthesizer, crystal oscillator, LDO, loop through path, and a direct conversion receiver including LNA, RF variable gain amplifiers, Mixer, programmable channel filter, and PGA.
  • Page 7 Figure 3: Pin Assigment Table 3: Pin Description Figure 4: Functional Block Diagram...

  • Page 8: Lnb Supply And Control Ic (Mps8126 / U26)

    Table4: Absolute Maximum Ratings 3. LNB SUPPLY AND CONTROL IC (MPS8126 / U26) Description The MP8126 is a voltage regulator designed to provide efficient, low-noise power to a satellite receiver’s RF LNB (Low Noise Block) converter. It connects using a coaxial cable through a link that is compatible with the European EUTELSAT specification (DiSEqC) 1.x that receives instructions from a dedicated controller.
  • Page 9 Table 5: Pin Description Figure 6: Functional Block Diagram Table 6: Recommended Operating Conditions...

  • Page 10: Demodulator Stage (Si2169 / U5)

    4. DEMODULATOR STAGE (SI2169 / U5) Description The Si2169 integrates DVB-T2, DVB-T, DVB-C, DVB-S and DVB-S2 digital demodulators into a single advanced CMOS technology mixed-signal die for new generation terrestrial, cable, and satellite TV standards. Leveraging Silicon Labs’ proven digital demodulation architecture, the Si2169 achieves excellent reception performance for each media while significantly minimizing front-end design complexity, cost, and power dissipation.
  • Page 11  Lock, BER, PER and SND indicators  Fast scanning functionality for all media, including efficient blind scan for satelliye and cable  12-bit ADCs with indipendent IF and ZIF inputs for terrestrial/cable and satellite respectively ( 1 Vpp differential inputs) ...
  • Page 12 Figure 7: Pin Assignment...
  • Page 13 Table 7: Pin Description Figure 8: Functional Block Diagram Table 8: Recommended Operating Conditions...

  • Page 14: Audio Amplifier Stages

    5. AUDIO AMPLIFIER STAGES A. MAIN AMPLIFIER (AD82587D / U13) (10W) Description AD82587D is a digital audio amplifier capable of driving a pair of 8 ohm, 20W or a single 4 ohm, 40W speaker, both which operate with play music at a 24V supply without external heat-sink or fan requirement. Using I C digital control interface, the user can control AD82587D’s input format selection, DRC (dynamic range control), mute and volume control functions.
  • Page 15  Power saving mode  Dynamic temperature control Figure 9: Pin Assignment...
  • Page 16 Table 9: Pin Description Figure 10: Functional Block Diagram...

  • Page 17: Subwoofer Amplifier (Ad82586C / U14) (12 W)

    Table 10: Recommended Operating Conditions B. SUBWOOFER AMPLIFIER (AD82586C / U14) (12 W) Description AD82586C is a digital audio amplifier capable of driving a pair of 8 ohm, 20W operating at 24V supply without external heat-sink or fan requirement with play music. AD82586C can provide advanced audio processing capabilities, such as volume control, 20 bands speaker EQ, audio mixing, 3D surround and DRC (dynamic range control).
  • Page 18 - Power clipping - 3D surround sound - Channel mixing - Noise gate with hysteresis window - Bass/Treble tone control - DC-blocking high-pass filter  Anti-pop design  Short circuit and over-temperature protection  C control interface with selectable device address ...

  • Page 19: Headphone Amplifier (Ad22657B / U23)

    Table 11: Pin Description Figure 12: Functional Block Diagram Table 12: Recommended Operating Conditions C. HEADPHONE AMPLIFIER (AD22657B / U23) Description The AD22657B is a 2-Vrms cap-less stereo line driver. The device is ideal for single supply electronics. Cap-less design can eliminate output dc-blocking capacitors for better low frequency response and save cost.
  • Page 20 The AD22657B is capable of delivering 2-Vrms output into a 10k ohm load with 3.3V supply. The gain settings can be set by users from 1V/V to 10V/V externally. The AD22657B has under voltage protection to prevent POP noise. Build-in shutdown control and de-pop control sequence also help AD22657B to be a pop- less device.

  • Page 21: Subwoofer Preamplifier (Ad22657B / U22)

    Table 13: Pin Description Figure 14: Functional Block Diagram Table 14: Recommended Operating Conditions D. SUBWOOFER PREAMPLIFIER (AD22657B / U22) AD22657B is used for subwoofer out, as well.

  • Page 22: Scart Audio Amplifier (Tl062 / U12)

    E. SCART AUDIO AMPLIFIER (TL062 / U12) Description The JFET-input operational amplifiers of the TL06x series are designed as low-power versions of the TL08x series amplifiers. They feature high input impedance, wide bandwidth, high slew rate, and low input offset and input bias currents.
  • Page 23 Figure 16: Functional Block Diagram Table 16: Recommended operating conditions...

  • Page 24: Power Stage

    6. POWER STAGE Figure 17: Power socket and options. Power socket is used for taking voltages which are 24V, 12V_STBY. These voltages are produced in power board. Also socket is used for giving dimming, backlight and standby signals with power board. It is shown at Figure 17.

  • Page 25: Ntgs3446 (Q47)

     RT7278G  APL5910  LM1117 A. NTGS3446 (Q47) Features  Ultra Low RDS(on)  Higher Efficiency Extending Battery Life  Logic Level Gate Drive  Diode Exhibits High Speed, Soft Recovery  Avalanche Energy Specified Figure 18: Pin Assignment ...
  • Page 26 Features  D-CAP2 Mode Enables Fast Transient Response  Low Output ripple and Allows Ceramic Output Capacitor  Wide V Input Voltage Range: 4.5 V to 18 V  Output Voltage Range: 0.76 V to 6 V  Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications- 65 mOhm (High Side) and 36 mOhm (Low Side) ...

  • Page 27: Tps54628 (U28)

    Figure 21: Functional Block Diagram Table 18: Recommended operating conditions D. TPS54628 (U28) Description The TPS54628 is an adaptive on-time D-CAP2 mode synchronous buck converter. The TPS54628 enables system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low component count, low standby current solution.
  • Page 28 Features  D-CAP2 Mode Enables Fast Transient Response  Low Output ripple and Allows Ceramic Output Capacitor  Wide V Input Voltage Range: 4.5 V to 18 V  Output Voltage Range: 0.76 V to 7 V  Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications- 36 mOhm (High Side) and 28 mOhm (Low Side) ...

  • Page 29: Tps54821 (U29-U35)

    Figure 23: Functional Block Diagram Table 20: Recommended Operating Conditions E. TPS54821 (U29-U35) Description The TPS54821 in thermally enhanced 3.5 mm x 3.5 mm QFN package is a full featured 17V, 8A synchronous stepdown converter which is optimized for small designs through high efficiency and integrating the high-side and low-side MOSFETs.
  • Page 30 be triggered if the overcurrent condition has persisted for longer than the preset time. Thermal hiccup protection disables the device when the die temperature exceeds the thermal shutdown temperature and enables the part again after the built-in thermal shutdown hiccup time. Features ...

  • Page 31: Rt7278G (U44)

    Figure 25: Functional Block Diagram Table 22: Absolute Maximum Ratings F. RT7278G (U44) Description The RT7278 is a synchronous DC/DC step-down converter with Advanced Constant On-Time (ACOTTM) mode control. It achieves high power density to deliver up to 3A output current from a 4.5V to 18V input supply.
  • Page 32 startup. Protection functions also include output under voltage protection, output over voltage protection, and thermal shutdown. Features  ACOT Mode Enables Fast Transient Response  4.5V to 18V Input Voltage Range  3A Output Current  60mΩ Internal Low Site N-MOSFET ...

  • Page 33: Apl5910 (U31-U32-U33)

    Figure 27: Functional Block Diagram Table 24: Absolute Maximum Ratings G. APL5910 (U31-U32-U33) Description The APL5910 is a 1A ultra low dropout linear regulator. The IC needs two supply voltages, one is a control voltage (VCNTL) for the control circuitry, the other is a main supply voltage (VIN) for power conversion, to reduce power dissipation and provide extremely low dropout voltage.
  • Page 34  Lead Free and Green Devices Available (RoHS Compliant) Figure 28: Pin Assignment Table 25: Pin Description Figure 29: Functional Block Diagram...

  • Page 35: Lm1117 (U36)

    Table 26: Recommended Operating Conditions H. LM1117 (U36) Description The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor’s industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors.

  • Page 36: Microcontroller (Mediatek Mt5827P / U1)

    Figure 30: Pin Assignment 7. MICROCONTROLLER (MEDIATEK MT5827P / U1) Description The MediaTek MT5827P family consists of a DTV front-end demodulator, a backend decoder and a TV controller and offers high integration for advanced applications. It integrates a transport demultiplexer, a high definition video decoder, an audio decoder, a four-link LVDS transmitter, a mini-LVDS transmitter, a V-by- One transmitter, an EPI transmitter, and an NTSC/PAL/SECAM TV decoder with a 3D comb filter (NTSC/PAL).
  • Page 37 WW Common Platform Capability: The MT5827P family supports ATSC, DVB-T, and DVB-C demodulation functions. It reserves transport stream inputs for external demodulators for other countries or areas. TV maker can easily port the same UI to worldwide TV models. First-class adjacent and co-channel rejection capability grants excellent reception.
  • Page 38 - Supports AES with 128/192/256 bit key - Supports AACS - Supports DES/3DES - Supports SHA-1/224/256 - Supports MD5 - Random number generator  MPEG1 Decoder  MPEG2 Decoder MPEG MP@ML, MP@HL Supports de-blocking filter Supports 3D side-by-side Full-HD contents Full-HD 30P dual decoder ...
  • Page 39  VP8 Decoder - VP8 version 2 (WEBM) - Supports 3D side-by-side Full-HD contents - Full-HD 30P dual decoder  VP9 Decoder - VP9 profile 0 - 4K2K 30P decoder - Supports 3D side-by-side Full-HD contents  WEBP Decoder  Soreson H.263 ...
  • Page 40 - 4/2/2 internal processing supported - 4/4/4 bypass mode and frame rate conversion using frame repetition for PC input application  3D TV Support - Supports HDMI 1.4a mandatory 3DTV input 1920x1080p @ 24Hz Frame Packing 1280x720p @ 50/60Hz Frame Packing 1920x1080p Side-by-side (half) / Top-and-Bottom 1920x1080i Side-by-side (half) / Top-and-Bottom 1280x720p Side-by-side (half) / Top-and-Bottom...
  • Page 41 - YCbCr to RGB color space conversion - Supports index to direct color mode bitblt - ROP bitblt  3D Graphics - Supports OpenGL ES 1.1 - Supports OpenGL ES 2.0 - Supports OpenGL ES 3.0 - Supports OpenVG 1.1 - Supports OpenCL 1.1 - Supports EGL 1.4 - Supports Direct X DX11...
  • Page 42 - Programmable zoom viewer - Progressive scan output - Supports alpha blending for OSD on video plane - Dithering processing for flat panel display - Frame rate conversion - Supports FHD panel and VGA dot-to-dot - Supports PIP/POP, (dual de-interlace, one HD and one SD) ...
  • Page 43 - Supports 8/10/12-bit 2 lane for FHD 60Hz panel - Supports 8/10/12-bit 1 lane for WXGA 60Hz panel - Supports spread spectrum for EMI performance  - 6 port, 8/10-bit EPI, for FHD 120Hz and FHD 60Hz panel - 8 port, 8/10-bit EPI, for FHD 120Hz and FHD 60Hz panel ...
  • Page 44  TV audio demodulator - Supports BTSC / A2 / NICAM / PAL FM / SECAM world-wide formats - Standard automatic detection - Stereo demodulation, SAP demodulation - Mode selection (Main/SAP/Stereo)  Audio DAC - Supports 3-pair audio DACs  DRAM Controller - 80/64/48-bit DDR3 interface - Supports DDR3 1800Mbps...
  • Page 45 External SAW filter and IF VGA on tuner  Digital TV (ATSC / Open-Cable) Demodulator - Compliant with ATSC digital television standard - Supports SCTE DVS-031 and ITU J.83 Annex B digital CATV standard - Accept low IF (5.38 MHz) - NTSC interference rejection capability - Pass all Brazil fading channel ensembles - Meet all ATSC/A74 requirements...
  • Page 46 - Accept low IF - Embedded SAW filter and IF Amplifier. Cost effective TV front-end structure and no more cost on: External analog IF demodulator External SAW filter and IF VGA on tuner  Peripherals - Five built-in UARTs with Tx and Rx FIFO - Built-in 10/100M Ethernet MAC and Ethernet PHY - Ten basic serial interfaces: one is for the tuner, four are the masters for general purpose and two of them can be active in standby mode, one is the slave for VGA DDC or for general purpose, the...
  • Page 47 Figure 31: Block diagram Table 27: Thermal Characteristics...

  • Page 48: Video Back-End Processor (Mstar - Mst7410Fe / U3)

    8. VIDEO BACK-END PROCESSOR (MSTAR – MST7410FE / U3) Description...
  • Page 49 Features...
  • Page 50 Figure 32: Block Diagram Table 28: Recommended Operating Conditions...

  • Page 51: Gb Ddr3 Sdram (K4B4G1646D / U7-U8-U9-U10-U11)

    9. 4GB DDR3 SDRAM (K4B4G1646D / U7-U8-U9-U10-U11) Description The 4Gb DDR3 SDRAM D-die is organized as a 32Mbit x 16 I/Os x 8banks, device. This synchronous device achieves high speed double-data-rate transfer rates of up to 2133Mb/sec/pin (DDR3-2133) for general applications.
  • Page 52 Figure 33: Pin Assignment Table 29: DDR3 SDRAM Addressing Table 30: Absolute Maximum DC Ratings Table 31: DRAM Component Operating Temperature Range...

  • Page 53: Mb Spi Flash (W25Q32Fvssig / U4)

    Table 32: Recommended DC Operating Conditions 10. 32MB SPI FLASH (W25Q32FVSSIG / U4) Description The W25Q32FV (32M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data.
  • Page 54 - More than 100,000 erase/program cycles - More than 20-year data retention  Efficient “Continuous Read” and QPI Mode - Continuous Read with 8/16/32/64-Byte Wrap - As few as 8 clocks to address memory - Quad Peripheral Interface (QPI) reduces instruction overhead - Allows true XIP (execute in place) operation - Outperforms X16 Parallel Flash ...
  • Page 55 Table 33: Pin Description Figure 35: Block Diagram...

  • Page 56: Emmc Memory (Mtfc16Gakaecn-2Mwt / U24)

    Table 34: Recommended Operating Conditions 11. EMMC MEMORY (MTFC16GAKAECN-2MWT / U24) Description Micron e.MMC is a communication and mass data storage device that includes a MultiMediaCard (MMC) interface, a NAND Flash component, and a controller on an advanced 12-signal bus, which is compliant with the MMC system specification.
  • Page 57 - Multiple partitions with enhanced attribute - Permanent and power-on write protection - High-priority interrupt (HPI) - Cache - Background operation - Reliable write - Discard and sanitize - Extended partitioning - Context ID - Data TAG - Packed commands - Dynamic device capacity - Backward compatible with previous MMC - Data strobe pin...
  • Page 58 Table 35: Signal Description Figure 37: Functional Block Diagram...

  • Page 59: Usb Interface

    12. USB INTERFACE Mstar IC has three input ports for USB2.0 and one input port for USB3.0. Internal Wi-Fi, Bluetooth and USB2.0/3.0 are directly connected to Main IC. TPS2553 (U16-U17-U18-U19-U39) Description The TPS2552/53 and TPS2552-1/53-1 power-distribution switches are intended for applications where precision current limiting is required or heavy capacitive loads and short circuits are encountered and provide up to 1.5 A of continuous load current.
  • Page 60 Figure 38: Pin Assignment Table 36: Pin Description Figure 39: Functional Block Diagram Table 37: Recommended Operating Conditions...

  • Page 61: Reset Ic (Max809 / U41)

    13. RESET IC (MAX809 / U41) Description The MAX809 and MAX810 are cost−effective system supervisor circuits designed to monitor VCC in digital systems and provide a reset signal to the host processor when necessary. No external components are required. The reset output is driven active within 10 usec of VCC falling through the reset voltage threshold. Reset is maintained active for a timeout period which is trimmed by the factory after VCC rises above the reset threshold.

  • Page 62: Software Update

    14. SOFTWARE UPDATE How to upgrade main sw (1) Copy upgrade_loader_sign_no_perm.pkg to USBdisk root folder (2) Plug in USB disk to USB2.0 port (white port). (3) Power off and then power on. (4) Wait for auto starting to upgrade. NOTE: This procedure will be done If eMMC is not empty and already upgrade loader. How to upgrade PQ Copy upgrade_loader_no_perm_pq.pkg from config_mb300 folder to USBdisk root folder Plug in USB disk to USB2.0 port (white port).
  • Page 63 How to update MFC firmware  MFC FW Update Method Via Live TV Settings Menu (It Is Supportted, If Version Number >= V.0.0.24.0)  put MFC.bin file to root of USB.  Connect USB to TV (USB 3.0 port(Blue port) / follow from debugging screen USB mounted to “sda1”). ...
  • Page 64  When MFC FW update finish, power off/on TV.  You can MFC FW version from Factory Diagnostic Menu. (Please refer above menu scren shot)  MFC FW version should be V19  MFC Firmware Update Method Via Debug Tool 1) put MFC.bin file to root of USB 2) connect USB to TV (make sure this first connected usb to TV) 3) please enter following command to console...

  • Page 65: Troubleshooting

    5. pmx.vb1.6m60.slupg mnt/media_rw/sda1/MFC.binc this command is similar with pmx.vb1.6m60.fwisp, but it is for frc FW upgrade(binc file,not bin) , Reference to pmx.vb1.6m60.fwisp 15. TROUBLESHOOTING A. NO BACKLIGHT PROBLEM Problem: If TV is working, led is normal and there is no picture and backlight on the panel. Possible causes: Backlight pin, dimming pin, backlight supply, stby on/off pin BACKLIGHT_ON/OFF pin should be high when the backlight is ON.

  • Page 66: Ci Module Problem

    Backlight power supply should be in panel specs. Please check Q42, shown below; also it can be checked TP101. STBY_ON/OFF should be low for TV on condition, please check Q53’s collector. B. CI MODULE PROBLEM Problem: CI is not working when CI module inserted. Possible causes: Supply, supply control pin, detect pins, mechanical positions of pins.

  • Page 67: Staying In Standby Mode

    • CI supply should be 5V when CI module inserted. If it is not 5V please check CI_PWR_CTRL, this pin should be high.  Please check mechanical position of CI module. Is it inserted properly or not?  Detect ports should be low. If it is not low please check CI connector pins, CI module pins. C.

  • Page 68: Ir Problem

    D. IR PROBLEM Problem: LED or IR not working Check LED card supply on MB300 chasis.

  • Page 69: Keypad Touchpad Problems

    E. KEYPAD TOUCHPAD PROBLEMS Problem: Keypad or Touchpad is not working Check keypad supply on MB300. F. USB PROBLEMS Problem: USB is not working or no USB Detection. Check USB Supply, It should be nearly 5V. Also USB Enable should be logic high.

  • Page 70: No Sound Problem

    G. NO SOUND PROBLEM Problem: No audio at main TV speaker outputs. Check supply voltages of 12V_VCC, VDD_AUDIO_MAIN and 3.3V_AMP with a voltage-meter. There may be a problem in headphone connector or headphone detect circuit (when headphone is connected, speakers are automatically muted).

  • Page 71: Standby On/Off Problem

    H. STANDBY ON/OFF PROBLEM Problem: Device can not boot, TV hangs in standby mode. There may be a problem about power supply. Check main supplies with a voltage-meter. Also there may be a problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via Teraterm.
  • Page 72 Problem: No signal or Low signal in DVB-S/S2 mode. Check signal cables and LNB voltage, if there is no problem, check AV2018 supply voltages; 3V3_VCC_SAT and Crystal Frequency (X2) that should be 27MHz. If the above measurements are OK, check the demod voltage and S210 (XTAL_OUT_TUN) should be 24MHz.

  • Page 74: General Block Diagram

    DATA YPbPr SC AUDIO_OUT DIGITAL IF Si2166/68/69 3V3_STBY KEYBOARD KEYBOARD SCART 3V3_STBY TOUCHPAD XTAL (24 Mhz) SI2151 DIGITAL IF_T/T2/C Silicon Tuner 24V_VCC 12V_VCC SHORT CCT 3V3_VCC_TUNER PROTECT PROTECTION 5V_VCC 1V_VCC SAT Tuner LNB_Voltage 1 XTAL MB300 Block Diagram (24 Mhz)
  • Page 75 0,95 V CORE_RESET S107 CORE_RESET 14k6 0,98 V Vout=0.6x(1+(R1/R2)) EN_MFC_CORE 14k6 1,03 V Vout=0.6x(1+(R1/R2)) Vout=0.95V R1=10k R2=17k1 R1=10k R2=17k1 Vout=1V VESTEL 17mb300-r2 PROJECT NAME : SCH NAME : POWER_1 T. SHT: <YOUR NAME HERE> DRAWN BY : 18-01-2016_10:12 A X M...
  • Page 76 100n C669 C668 C670 C671 C278 VREG5 100n Vout=0.765x(1+(R1/R2)) C731 R1=37k5 R2=12k 30091220 TPS54528 ADJ/5A TPS562200 ADJ/2A SOT23 30073229 VESTEL 17mb300-r2 PROJECT NAME : SCH NAME : POWER_2 T. SHT: <YOUR NAME HERE> DRAWN BY : 15-01-2016_11:02 A X M...
  • Page 77 S288 R731 3V3_VCC TS1_D4 TS1D4 TS0_D3 R770 TS0D3 R732 CI_PWR_CTRL BC848B TS1_VLD TS1VLD PCMNANDD4 PCM_NAND_D4 VESTEL 17mb300-r2 R387 PROJECT NAME : PCMCD1 PCM_NAND_D3 PCM_CD1 PCMNANDD3 R385 SCH NAME : NAND_SPI_EMMC T. SHT: PCMCD2 PCM_CD2 <YOUR NAME HERE> DRAWN BY :...
  • Page 78 C677 AOSDATA4 R755 C811 AOBCK BCLK VDDRA VDD_AUDIO_SW TP88 AM33 AOSDATA3 AL31 AOSDATA2 C714 R578 AM30 VESTEL 17mb300-r2 AVSS33_CLN AOSDATA1 PROJECT NAME : AN31 AOSDATA0 100R AOSDATA0 470p R758 C812 SCH NAME : AUDIO T. SHT: SUBWOOFER AUDIO AMP <YOUR NAME HERE>...
  • Page 79 GND_297 GND_397 GND_496 GND_97 GND_197 AE16 GND_298 GND_398 GND_497 GND_98 GND_198 AE17 GND_299 GND_399 GND_498 GND_99 GND_199 AE18 GND_499 VESTEL 17mb300-r2 PROJECT NAME : SCH NAME : MFC_GND T. SHT: <YOUR NAME HERE> DRAWN BY : 12-01-2016_09:40 A X M...
  • Page 80 S136 S134 S137 TP109 PAN_SCL PAN_SDA STBY_SCL STBY_SDA HOLD# TP114 SCLK MFC_SPI_SCK S139 S138 MFC_SPI_SDI MFC_MSCL MFC_MSDA TP113 VESTEL 17mb300-r2 TP112 PROJECT NAME : SCH NAME : MFC_IO_INTERFACE T. SHT: <YOUR NAME HERE> DRAWN BY : 15-01-2016_11:20 A X M...
  • Page 81 R236 R237 Bottom Side 240R 240R MFC_A_DDR3_ZQ_B MFC_A_DDR3_ZQ_D MFC_AVDD_ALL_RX Close to Chip C367 C399 100n 100n 100n VESTEL 17mb300-r2 PROJECT NAME : Bottom Side SCH NAME : MFC_POWER T. SHT: <YOUR NAME HERE> DRAWN BY : 12-01-2016_09:40 A X M...
  • Page 82 PANEL_VCC OP_PIN29 S148 R350 PAN_SCL 100R S207 3D_EN PANEL_VCC R229 OP_PIN39 PANEL_VCC S209 PAN_SDA VESTEL 17mb300-r2 PROJECT NAME : OP_PIN6 S206 SCH NAME : MF VBYONE LVDS T. SHT: MEGA_DCR_IN OP_PIN7 OP_PIN51 VBYONE 30070519 OP_PIN12 <YOUR NAME HERE> DRAWN BY :...
  • Page 83 3V3_VCC C104 13V/18V EXTM 100n R352 R684 100n 100n 100R SYS_SCL 100k 13/18V C510 C509 3V3_VCC R685 VESTEL TUN_LNB 17mb300-r2 PROJECT NAME : S267 SCH NAME : SAT_TUNER_DEMOD T. SHT: <YOUR NAME HERE> DRAWN BY : 18-01-2016_15:15 A X M...
  • Page 84 DVSS_184 DVSS_88 DVSS_185 DVSS_89 DVSS_186 DVSS_90 DVSS_187 DVSS_91 DVSS_188 DVSS_92 DVSS_189 DVSS_93 DVSS_190 DVSS_94 DVSS_191 DVSS_95 DVSS_192 DVSS_96 VESTEL 17mb300-r2 PROJECT NAME : SCH NAME : MAIN_IC POWER T. SHT: <YOUR NAME HERE> DRAWN BY : 18-01-2016_10:13 A X M...
  • Page 85 560R TPS2553-1 R560 R521 R519 MHL_PWR_EN FAULT 560R HDMI3_5V 100R HDMI3_PWR5V HDMI1_5V 100R HDMI1_PWR5V R559 VESTEL C803 17mb300-r2 PROJECT NAME : C802 SCH NAME : HDMI T. SHT: 100n 100n <YOUR NAME HERE> DRAWN BY : 18-01-2016_09:25 A X M...
  • Page 86 C153 C152 C155 C154 C151 C150 C582 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 1V5_VCC VESTEL 17mb300-r2 PROJECT NAME : SCH NAME : MT5827P_DDR3_1 T. SHT: <YOUR NAME HERE> DRAWN BY : 18-01-2016_10:15 A X M...
  • Page 87 RESET DDRV_28 C841 C840 C839 C838 DDRV_29 DDRV_30 DDRV_31 DDRV_CKB_1 BOTTOM SIDE DDRV_32 DDRV_33 DDRV_34 DDRV_35 DDRV_36 VESTEL 17mb300-r2 PROJECT NAME : 1V5_VCC DDRV_CKC SCH NAME : MT5827P_DDR3_2 T. SHT: <YOUR NAME HERE> DRAWN BY : 12-01-2016_09:40 A X M...
  • Page 88 R574 R736 C727 R307 TP201 100R VGA_R 510R 510R SC_AUD_R_OUT SCART_AUD_R_IN 100R SC_AUD_R_IN 100n C722 TP27 C721 R718 VESTEL 17mb300-r2 PROJECT NAME : C247 SCH NAME : USB_AV_PERIPHERALS T. SHT: <YOUR NAME HERE> DRAWN BY : 18-01-2016_09:29 A X M...
  • Page 89 R720 3V3_STBY R739 R738 TP85 SPI FLASH AVDD33_LVDSA 3V3_AVCC MAX809LTR C249 100n ORESETB TP184 POR_OPT AVDD33_LVDSB 3V3_AVCC C250 100n VESTEL 17mb300-r2 PROJECT NAME : SCH NAME : LVDS T. SHT: <YOUR NAME HERE> DRAWN BY : 14-01-2016_17:05 A X M...
  • Page 90 R674 1N5819 MAX809LTR R457 R454 PROTECT R678 100R 100R 1V5_VCC WoL_PWR_EN 1V05_AVCC 100k R327 R323 TP46 VESTEL 17mb300-r2 PROJECT NAME : R133 PROTECTION CIRCUIT S100 R636 S250 SCH NAME : LED_IR_KEYBOARD T. SHT: 12V_DET 100k S101 12V_DET CORE_RESET <YOUR NAME HERE>...

This manual is also suitable for:

17mb300

Table of Contents