Advertisement

Quick Links

miriac MPX-T1042
User Manual (HW Revision 7)
V 7.0

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the miriac MPX-T1042 and is the answer not in the manual?

Questions and answers

Summary of Contents for MicroSys miriac MPX-T1042

  • Page 1 MPX-T1042 User Manual (HW Revision 7) V 7.0...
  • Page 2: Table Of Contents

    4.10.1 GPIOs ............33 Table of Tables ..........71 4.10.2 JTAG/COP/Aurora ........34 History ............73 4.10.3 I2C ............... 35 4.10.4 SPI .............. 36 4.10.5 NAND ............38 miriac MPX-T1042 User Manual V 7.0 2/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 3: General Notes

    Copyright MicroSys Electronics GmbH, 2017-2023 All rights reserved. All rights in any information which appears in this document belong to MicroSys Electronics GmbH or our licensors. You may copy the information in this manual for your personal, non-commercial use. Copyrighted products are not explicitly indicated in this manual. The absence of the copyright (©) and trademark (TM or ®) symbols does not imply that a product is not...
  • Page 4: Offer To Provide Source Code Of Certain Software

    This offer is valid to anyone in receipt of this information. MicroSys Electronics GmbH is eager to duly provide complete source code as required under various Free Open Source Software licenses. If however you...
  • Page 5: Symbols, Conventions And Abbreviations

    XXX+ denotes the positive signal of a differential pair denotes an optional not mounted or fitted part Table 1-2 Conventions miriac MPX-T1042 User Manual V 7.0 5/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 6: Safety And Handling Precautions

    There is no separate SHIELD connection. The module’s mounting holes are not connected to GND Take this into account when handling and mounting the unit. Table 1-3 Safety and Handling Precautions miriac MPX-T1042 User Manual V 7.0 6/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 7: Short Description

    Short Description 2 Short Description The miriac MPX-T1042 is a member of the MPX module family based on the MicroSys MPX2 specification and NXP’s QorIQ® Power Architecture T1042 Multicore Communications Processor. MicroSys Electronics GmbH offers a Starterkit which provides the key features of the module.
  • Page 8: System Description

    SPI flash as boot or storage device ■ NAND flash as boot or storage device ■ nvSRAM ■ I²C EEPROM ■ I²C temperature sensor ■ I²C RTC ■ Voltage regulators for onboard generated voltages miriac MPX-T1042 User Manual V 7.0 8/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 9: Power Consumption

    In chapter 3.3 the power consumption of the MPX-T1042 module was specified. With this information a cooling method needs to be designed in coordination with the final use case. If desired, MicroSys Electronics GmbH can support you with your cooling concept. Please ask your sales representative or send an email inquiry to support@microsys.de.
  • Page 10: Ordering Information

    System Description 3 Ordering Information Ordering information can be found on the website https://www.microsys.de/en/products/system-on-modules/power- architecture/miriac-mpx-t1042-som/ or contact your local sales representative. miriac MPX-T1042 User Manual V 7.0 10/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 11: Technical Description

    Quicc Engine 3,3V Level n.c. n.c. n.c. Quicc Engine 3,3V Level n.c. Quicc Engine 3,3V Level GPIO-E14 GPIO 1,8V Level n.c. Quicc Engine 3,3V Level Power Ground miriac MPX-T1042 User Manual V 7.0 11/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 12 3,3V Level UART1-CTS# UART 3,3V Level UART1-RTS# UART 3,3V Level Power Ground 1588-CLKO IEEE1588 1,8V Level 1588-CLKI IEEE1588 1,8V Level 1588-PLSO2 IEEE1588 1,8V Level 1588-PLSO1 IEEE1588 1,8V Level miriac MPX-T1042 User Manual V 7.0 12/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 13 DIU-D0 Display 3,3V Level Power Ground SPI-CLK 3,3V Level SPI-CS0# 3,3V Level SPI-MOSI 3,3V Level SPI-MISO 3,3V Level Power Ground I2C2-SDA 3,3V Level I2C2-SCL 3,3V Level Power Ground miriac MPX-T1042 User Manual V 7.0 13/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 14 JTMS JTAG 1,8V Level B103 JTDI JTAG 1,8V Level B104 JTDO JTAG 1,8V Level B105 JTCK JTAG 1,8V Level B106 COP-TRST# JTAG / COP 1,8V Level B107 Power miriac MPX-T1042 User Manual V 7.0 14/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 15 USB1-VBUS USB2.0 5V sense B134 Power Ground B135 n.c. Analog USB2.0 1,8V Level B136 n.c. USB2.0 3,3V Level B137 n.c. USB2.0 3,3V Level B138 n.c. USB2.0 5V sense miriac MPX-T1042 User Manual V 7.0 15/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 16 5V (-5%) up to B154 Power 12V (+5%) 5V (-5%) up to B155 Power 12V (+5%) 5V (-5%) up to B156 Power 12V (+5%) Table 4-1 Module connector: Bottom pins miriac MPX-T1042 User Manual V 7.0 16/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 17: Module Connector - Top Pins [St1]

    RX5+ Serdes RX5- Serdes Power Ground TX5+ Serdes TX5- Serdes Power Ground RX4+ Serdes RX4- Serdes Power Ground TX4+ Serdes TX4- Serdes Power Ground RX3+ Serdes RX3- Serdes miriac MPX-T1042 User Manual V 7.0 17/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 18 Serdes / MII n.c. VREF-MII [RGMII2] Power Ground MII2-TXD0 [TXD0] MII [RGMII2] VREF-MII MII2-TXD1 [TXD1] MII [RGMII2] VREF-MII Power Ground MII2-TXD2 [TXD2] MII [RGMII2] VREF-MII MII2-TXD3 [TXD3] MII [RGMII2] VREF-MII miriac MPX-T1042 User Manual V 7.0 18/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 19 MII [RGMII1] VREF-MII Power Ground MII-TCLK [TCLK] MII [RGMII1] VREF-MII MII-RXDV [RXCTL] MII [RGMII1] VREF-MII Power Ground MII-TXD0 [TXD0] MII [RGMII1] VREF-MII MII-TXD1 [TXD1] MII [RGMII1] VREF-MII Power Ground miriac MPX-T1042 User Manual V 7.0 19/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 20 Ground T130 USB1_D+ USB2.0 Port1 T131 USB1_D- USB2.0 Port1 T132 Power Ground T133 BOOT-SEL2 Management 1,8V Level T134 BOOT-SEL1 Management 1,8V Level Open collector T135 RST-OUT# Management output miriac MPX-T1042 User Manual V 7.0 20/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 21 5V (-5%) up to T152 Power 12V (+5%) 5V (-5%) up to T153 Power 12V (+5%) 5V (-5%) up to T154 Power 12V (+5%) Table 4-2 Module connector: top pins miriac MPX-T1042 User Manual V 7.0 21/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 22: Aurora Connector [St4]

    Table 4-4 Programming Connector: Pinout and pin assignments PROG-SFP is connected to the CPU pin “F12” and used for supplying the fuse programming voltage. Estimated power consumption is < 180mW. miriac MPX-T1042 User Manual V 7.0 22/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 23: Reset Structure

    The default state for RST-IN# is active. Consequently, the module is always in a reset state when the RST-IN# signal is not actively driven high by the carrier board. miriac MPX-T1042 User Manual V 7.0 23/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 24 PU: 4,7k B118 → HRESET# MCU-HRST# B111 1,8V PU: 1k ← PORESET# COP-PRST# B110 1,8V PU: 10k → TRST# COP-TRST# B106 1,8V PU: 10k Table 4-5 Reset signals: overview miriac MPX-T1042 User Manual V 7.0 24/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 25: Power Structure

    1,8V Maximum current to be drawn: VREF-MII 1,8V 250mA T146-T154 / 5V (-5%) up to TVS diode protection B148-B156 12V (+5%) Table 4-6 Module connector: power pin assignments miriac MPX-T1042 User Manual V 7.0 25/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 26 PLL, GPIO, Ethernet voltage (VREF-MII) 1,8V 1,8V ± 90mV & peripheral devices USB, GPIO voltage (VREF-SDC) 3,3V 3,3V ± 165mV & peripheral devices Table 4-7 Voltage rails of the module miriac MPX-T1042 User Manual V 7.0 26/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 27: Clock Structure

    PCIeT_LR3 SRD-CLK2+ SR: 33R 125 MHz PD: 49R9 Parallel termination: 100 MHz / → PCIeC_LR3 SRD-CLK2- SR: 33R 125 MHz PD: 49R9 Table 4-9 SerDes clock: pin assignments miriac MPX-T1042 User Manual V 7.0 27/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 28: Boot Sources

    SPI Flash is accessible, CS0# is not board routed to the carrier Table 4-11 Boot devices: overview As shown in Table 4-11, SPI-CS0# is currently not available on the carrier board. miriac MPX-T1042 User Manual V 7.0 28/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 29: Leds

    Power fail LED ON: Module reset is active Overvoltage has been detected; the board needs a power cycle BLINKING: LED OFF: Reset is inactive Table 4-12 LED: pin description miriac MPX-T1042 User Manual V 7.0 29/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 30: Rtc (Real-Time Clock)

    The RTC provides an interrupt which is connected to the CPU: LM95245 Ball Signal Signal Signal Range conditioning ← IRQ00 INT# 1,8V PU: 4,7k Table 4-13 RTC: IRQs miriac MPX-T1042 User Manual V 7.0 30/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 31: Temperature Sensor

    The temperature sensor provides two interrupts which are connected to the CPU: TMP451 Signal Ball Signal Signal Range conditioning ← IRQ10 ALRT#/THRM2 3,3V PU: 4,7k ← IRQ11 THRM# 3,3V PU: 4,7k Table 4-14 Temperature sensor: IRQs miriac MPX-T1042 User Manual V 7.0 31/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 32: Power-Up/Down Behavior

    13.5V. If that happens, the module is switched off and the red LED is blinking. A power cycle is required to clear internally generated error flags and to re-start the module. miriac MPX-T1042 User Manual V 7.0 32/73...
  • Page 33: Interface Description

    GPIOs, too. For more information on the GPIO capability of each interface please refer to the corresponding chapter. Due to dependencies between the interfaces, there can be limitations. For more information and configuration please contact MicroSys. The following table shows the dedicated GPIOs and their internal connections: Module Connector...
  • Page 34: Jtag/Cop/Aurora

    Table 4-18 COP interface: pin assignments To use the Aurora interface, the additional Aurora connector (see chapter 4.1.3) is necessary. Data will be transferred via SerDes on Lane 4 (see chapter 4.10.10). miriac MPX-T1042 User Manual V 7.0 34/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 35: I2C

    (General Call reset 0x00 address) RX-8803LC 0x32 EEPROM M24128 0x50 Clock IDT6V49205B 0x69 Generator Table 4-20 I2C1: bus map There are no devices on the I2C2 bus on the module. miriac MPX-T1042 User Manual V 7.0 35/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 36: Spi

    Part of the SPI interface is multiplexed with the SDHC interface. The SPI chip select signals can also be used as GPIO. For more information see chapter 4.10.9 and Table 4-34 SDHC interface: pin sharing options. miriac MPX-T1042 User Manual V 7.0 36/73...
  • Page 37 SPI Flash S25FL128SAGNFI00 Ball Signal Signal Range → SPI-CS0# 3,3V ← SPI-MISO 3,3V 3,3V → SPI-MOSI 3,3V → SPI-CLK 3,3V HOLD# 3,3V 3,3V Table 4-23 SPI Flash: pin assignments miriac MPX-T1042 User Manual V 7.0 37/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 38: Nand

    IFC-AD6 1,8V ↔ IFC-AD5 1,8V ↔ IFC-AD4 1,8V ↔ IFC-AD3 1,8V ↔ IFC-AD2 1,8V ↔ IFC-AD1 1,8V ↔ IFC-AD0 1,8V n.c. n.c. Table 4-24 NAND Flash: pin assignments miriac MPX-T1042 User Manual V 7.0 38/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 39: Nvsram

    The MPX-T1042 module is equipped with nvSRAM on the IFC port of the T1042. ■ Connected to chip select 1 ■ 16 bit data bus ■ Address support up to 8 Mbit (default: 1 Mbit) ■ Byte access miriac MPX-T1042 User Manual V 7.0 39/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 40: Usb

    See Figure 4-6 ← USB2_UID B125 USB2-UID 1,8V ↔ USB2_UDP T127 USB2-D+ ↔ USB2_UDM T128 USB2-D- Table 4-26 USB port 2: pin assignments Figure 4-6 USBx-VBUS wiring diagram miriac MPX-T1042 User Manual V 7.0 40/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 41 3,3V PD: 47k Table 4-27 USB power control signals: pin assignments USBx_PWRFAULT signals are high-active signals. A logic high level signals the port is in an overcurrent situation. miriac MPX-T1042 User Manual V 7.0 41/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 42: Uart

    ← UART2_SIN UART2-RXD 3,3V → UART2_SOUT UART2-TXD 3,3V ← UART4_SIN UART4-RXD 3,3V PU: 4,7k → UART4_SOUT UART4-TXD 3,3V PU: 4,7k Table 4-29 UART w/o hardware handshake: pin assignments miriac MPX-T1042 User Manual V 7.0 42/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 43 Description configurable as UART2_SIN GPIO1_18 GPIO configurable as UART2_SOUT GPIO1_16 GPIO configurable as UART2_CTS# GPIO1_22 GPIO configurable as UART2_RTS# GPIO1_20 GPIO Table 4-31 UART2 interface: pin sharing options miriac MPX-T1042 User Manual V 7.0 43/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 44: Esdhc

    VREF-SDC ← SDHC_CD# SDC-CD# PU: 47k (3,3V) VREF-SDC ← SDHC_WP SDC-WP PD: 47k (3,3V) VREF- → 3,3V Up to 250mA Table 4-33 SDHC control interface: pin assignments miriac MPX-T1042 User Manual V 7.0 44/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 45 SDHC_DAT4 SPI-CS1# GPIO2_01 SDHC_DAT5 SPI-CS2# GPIO2_02 SDHC_DAT6 SPI-CS3# GPIO2_03 SDHC_DAT7 SDHC card SDHC_CD# GPIO4_24 detect SDHC write SDHC_WP GPIO4_25 protect Table 4-34 SDHC interface: pin sharing options miriac MPX-T1042 User Manual V 7.0 45/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 46: Serdes

    MAC capabilities can be found in chapter 4.10.11. SerDes mapping is configurable via RCW. For more information on possible configurations please contact MicroSys. The following table shows a mapping example in a configuration setup that is used on the SBC-T1042 starterkit: ■...
  • Page 47 SD-RX6# SRD-RX6- → AD20 SD-TX7 SRD-TX7+ AC-coupling: 100nF → AE20 SD-TX7# SRD-TX7- AC-coupling: 100nF ← AH20 SD-RX7 SRD-RX7+ ← AG20 SD-RX7# SRD-RX7- Table 4-37 SerDes interface: pin assignments miriac MPX-T1042 User Manual V 7.0 47/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 48: Rgmii / Mii

    T100 MII1-TXD2 SR: 10R (1,8V) VREF-MII → EC1_TXD3 T101 MII1-TXD3 SR: 10R (1,8V) VREF-MII → EC1_TX_CTL T103 MII1-TXCTL SR: 10R (1,8V) VREF-MII ↔ EMI1_MDIO MII1-MDIO PU: 10k (1,8V) miriac MPX-T1042 User Manual V 7.0 48/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 49 MII2-TXD2 SR: 10R (1,8V) VREF-MII → EC2_TXD3 MII2-TXD3 SR: 10R (1,8V) VREF-MII → EC2_TX_CTL MII2-TXCTL SR: 10R (1,8V) VREF-MII ← EC2_GTX_CLK125 MII2-CLK125 (1,8V) Table 4-40 RGMII2: pin assignments miriac MPX-T1042 User Manual V 7.0 49/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 50 PU: 10k (1,8V) VREF-MII PU: 10k → EMI1_MDC MII1-MDC (1,8V) SR: 10R VREF-MII ← EC1_CRS MII1-CRS SR: 10R (1,8V) VREF-MII ← EC1_COL MII1-COL (1,8V) Table 4-41 MII: pin assignments miriac MPX-T1042 User Manual V 7.0 50/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 51 GPIO3_26 GPIO configurable as EC2_TXD2 GPIO3_25 GPIO configurable as EC2_TXD3 GPIO3_24 GPIO configurable as EC2_TX_CTL GPIO4_27 GPIO configurable as EC2_GTX_CLK125 GPIO4_29 GPIO Table 4-43 RGMII2: pin sharing options miriac MPX-T1042 User Manual V 7.0 51/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 52: Ieee1588

    Connector Ball Primary function Secondary function Description TSEC_1588_CLK_OUT GPIO3_05 TSEC_1588_CLK_IN GPIO3_00 TSEC_1588_PULSE_OUT2 GPIO3_07 TSEC_1588_PULSE_OUT1 GPIO3_06 TSEC_1588_TRIG_IN2 GPIO3_02 TSEC_1588_TRIG_IN1 GPIO3_01 TSEC_1588_ALARM_OUT2 GPIO3_04 TSEC_1588_ALARM_OUT1 GPIO3_03 Table 4-45 IEEE1588: pin sharing miriac MPX-T1042 User Manual V 7.0 52/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 53: Quicc Engine

    The Quicc Engine is not the primary interface available on the CPU pins. They are shared with the display unit. Furthermore, the pins can be configured as GPIOs as well. For pin sharing options see Table 4-52 DIU: pin sharing options. miriac MPX-T1042 User Manual V 7.0 53/73...
  • Page 54: Tdm

    Description function function function TDM_TFS DMA1_DACK0# GPIO4_05 TDM_TCK DMA1_DDONE0# GPIO4_06 TDM_TXD DMA1_DREQ0# GPIO4_04 TDM_RFS DMA2_DACK0# GPIO4_08 TDM_RCK DMA2_DDONE0# GPIO4_09 TDM_RXD DMA2_DREQ0# GPIO4_07 Table 4-48 TDM: pin sharing options miriac MPX-T1042 User Manual V 7.0 54/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 55: Dma

    The DMA interface is shared with the TDM interface and can alternatively be configured as GPIO. An overview can be found in Table 4-48 TDM: pin sharing options. miriac MPX-T1042 User Manual V 7.0 55/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 56: Display Interface Unit (Diu)

    3,3V → DIU_D11 DIU-D11 3,3V → DIU_CLK_OUT DIU-CLK 3,3V SR: 10R → DIU_DE DIU-DE 3,3V → DIU-VSYNC DIU-VSYNC 3,3V → DIU-HSYNC DIU-HSYNC 3,3V Table 4-50 DIU: pin assignments miriac MPX-T1042 User Manual V 7.0 56/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 57 GPIO4_20 DIU_D9 TDMB_RQ GPIO4_21 DIU_D10 CLK09 GPIO4_15 DIU_D11 CLK10 GPIO4_22 DIU_CLK_O CLK12 GPIO4_23 DIU_DE CLK11 GPIO4_16 DIU-VSYNC IIC4_SDA GPIO4_03 DIU-HSYNC IIC4_SCL GPIO4_02 Table 4-52 DIU: pin sharing options miriac MPX-T1042 User Manual V 7.0 57/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 58: Mechanical Description

    “B1”, … „B9“, „BK1“, „BK2“, „B10“ … ”B155”, “B156” Pin labels: Top Side 156 pins “T1”, … ”T9”, „TK1“, „TK2“, ”T10”, … “T153”, “T154“ Table 5-1 Connector pin naming scheme Figure 5-2 Connector orientation miriac MPX-T1042 User Manual V 7.0 58/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 59 Mechanical Description 5 The module connector is usually used for MXM3 graphic cards commonly found in notebooks. Other than that, MicroSys changed the pin layout so all the physically available 314 pins can be used. Basically, there are more connectors on the market that can be used if there are no conflicts with the mechanical dimensions of the module.
  • Page 60 Mechanical Description 5 Figure 5-3 Connector pin definition miriac MPX-T1042 User Manual V 7.0 60/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 61: Board Outline

    Mechanical Description 5 Board Outline For 3D data files please contact MicroSys. The following drawing shows the mechanical outline (82x62mm) of the MPX-T1042 module plugged in a JAE - MM70-314B1-2-R300 connector. This drawing is not to scale: Figure 5-4 Module outline (82x62mm) The mounting holes can be used with M2.5 screws.
  • Page 62: Height

    Board-to-board height connector type Depending on DIM. E Connector product height connector type Table 5-3 Construction height overview Thickness PCB thickness of the MPX-T1042 module is 1,2mm ± 10%. miriac MPX-T1042 User Manual V 7.0 62/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 63: Top Side Component Layout

    Part Reference Manufacturer Type Function T1042 J28/J29/J30/J31/J32 Micron MT40A256M16 DDR4 memory Texas Instruments TMP451 Temperature sensor Infineon S25FL128S SPI flash Infineon CY14V101NA nvSRAM Table 5-4 Top side components miriac MPX-T1042 User Manual V 7.0 63/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 64: Bottom Side Component Layout

    Manufacturer Type Function Epson RX-8803LC Real-time clock M24128 EEPROM MK02 IDT6V49205B Clock generator SkyHigh S34MS04G NAND flash SM06B-XSRS-ETB Programming connector SM06B-XSRS-ETB Aurora connector Table 5-5 Bottom side components miriac MPX-T1042 User Manual V 7.0 64/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 65: Software

    CPU configuration ■ Clock configuration ■ DDR4 configuration and timing Operating System MicroSys Electronics GmbH offers Linux and Microware OS-9 RTOS support for the module. Other Operating Systems are available on request only. miriac MPX-T1042 User Manual V 7.0 65/73...
  • Page 66: Safety Requirements And Protective Regulations

    The MPX-T1042 is designed to withstand a high level of vibration and shock as there are low weight and no overhanging components on the module. If desired, MicroSys Electronics GmbH can support you with your shock and vibration concept. Please ask your sales representative or send an email inquiry to support@microsys.de.
  • Page 67: Climatic Conditions

    The relative humidity during operation or storage of the module may not exceed 10% to 90%, non-condensing. RoHS All components of the MPX-T1042 are RoHS compliant, also a RoHS compliant soldering process is used for manufacturing. miriac MPX-T1042 User Manual V 7.0 67/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 68: General Notes

    The manufacturer’s advice should be followed. If desired, MicroSys Electronics GmbH can support you with your lifecycle management regarding to chip errata. Please ask your sales representative or send an email inquiry to support@microsys.de.
  • Page 69: Appendix

    SPI ....................Serial Peripheral Interface SR ....................... Series Resistor TDM ................Time Division Multiplexing Interface UART ............Universal Asynchronous Receiver/Transmitter UCC ................Universal Communication Controller USB ..................... Universal Serial Bus miriac MPX-T1042 User Manual V 7.0 69/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 70: Table Of Figures

    Figure 5-4 Module outline (82x62mm) ................. 61 Figure 5-5 Mounting holes: dimensions ................61 Figure 5-6 Construction height for parts ................62 Figure 5-7 Top components ....................63 Figure 5-8 Bottom components .................... 64 miriac MPX-T1042 User Manual V 7.0 70/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 71: Table Of Tables

    Table 4-35 SerDes interface: mapping example ..............46 Table 4-36 MAC distribution ....................46 Table 4-37 SerDes interface: pin assignments ..............47 Table 4-38 MAC capabilities: (RG)MII, SGMII ..............48 miriac MPX-T1042 User Manual V 7.0 71/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 72 Table 5-2 Connector Types: Ordering Information ............... 59 Table 5-3 Construction height overview ................62 Table 5-4 Top side components ................... 63 Table 5-5 Bottom side components ..................64 Table 10-1 Document history ....................73 miriac MPX-T1042 User Manual V 7.0 72/73 © MicroSys Electronics GmbH 2017-2023...
  • Page 73: History

    - updated top and bottom side component height in chapter 5.3 - updated chapters 5.5 & 5.6 - PORESET# is connected to F13 (Table 4-5) Table 10-1 Document history miriac MPX-T1042 User Manual V 7.0 73/73 © MicroSys Electronics GmbH 2017-2023...

Table of Contents