Table of Contents
Advertisement
Principles of Operation
A block diagram of the AUI interface circuitry is shown in figure 3-2. The AUI interface consists of
four blocks:
• A type 8023 chip
• Levell circuitry
• MAU power control
• AUI activity trace LED's
TO PROTOCOL
CONTROLLER
MAU POWER
SWITCHED 12 VOLT
CONTROL
...........
"
. /
...........
LEVEl 1
........
""
".
/ '
. /
...........
8023
"
" ,
~
AUI ACTIVITY
. /
TRACE LEOs
"
}
TO AUI
CABLE
Figure 3- 2. AUI Interface Block Diagram
The 8023 chip performs the following functions:
Decodes receive clock
Decodes receive data
Generates transmit clock
Encodes transmit data with clock
Decodes CONTROL IN
Detects carrier present
Loops transmit data to receive data for diagnostics
The AUI side of the 8023 chip consists of two balanced receivers (DATA5IN + CONTROL5IN) and one
balanced driver (OATA50UT).
The signals from these circuits are put through a passive balancing
network and are then transformer coupled to the AUI pairs.
11/85
3-11
Advertisement
Table of Contents
