Summary of Contents for XMOS XK-AUDIO-316-MC-AB
- Page 1 xcore.ai Multichannel Audio Board 1v1 Hardware Manual Publication Date: 2022/10/4 Document Number: XM014727A...
- Page 2 Multichannel Audio Board schematics RoHS and REACH Version history The xcore.ai Multichannel Audio Board (XK-AUDIO-316-MC-AB) is a complete hardware and reference software platform providing more than 32 input and 32 output channels simultaneously over USB using the USB Audio Class.
- Page 3 Multichannel Audio Board 1v1 Hardware Manual Full-Speed and High-Speed USB operation, Audio Class 2.0 & 1.0, MIDI, SPDIF, ADAT, HID and DFU classes. 1 Features A block diagram of the xcore.ai Multichannel Audio Board (XK-AUDIO-316-MC-AB) is shown below: Figure 1: xcore.ai...
- Page 4 xcore.ai Multichannel Audio Board 1v1 Hardware Manual P: Flexible I2S/TDM output data routing Q: Integrated power supply R: Quad-SPI boot ROM S: 24MHz Crystal T: Integrated XTAG4 debugger...
- Page 5 Multichannel Audio Board 1v1 Hardware Manual 2 xCORE Multicore Microcontroller Device The xcore.ai Multichannel Audio board (XK-AUDIO-316-MC-AB) is based on a two-tile xcore.ai device (XU316-1024-TQ128-C24). Each tile is user-programmable, providing eight logical cores with a total of up to 1200 MIPS compute per tile. The device has an integrated high speed USB interface which allows connection to a USB host.
-
Page 6: Analog Audio Input
DEBUG micro b USB connector and is connected to the xcore.ai device through the JTAG interface and also a 2 wire xmos link for high speed debugging with xscope. The debugger is powered separately from the main board and takes all of its power from its USB connector. -
Page 7: Analog Audio Output
xcore.ai Multichannel Audio Board 1v1 Hardware Manual Mode Shorting Jumper Position TDM input on X_ADC_D0 1-2, 3-4 NO FIT NO FIT TDM input on X_ADC_D1 NO FIT Figure 5: TDM input on X_ADC_D2 NO FIT 1-2, 3-4 NO FIT Analog input configuration TDM input on X_ADC_D3 NO FIT... - Page 8 xcore.ai Multichannel Audio Board 1v1 Hardware Manual Figure 7: Analog output stage allow the common TDM line to the 8 output channels to connect to any one of the four digital outputs on the xcore. Mode Shorting Jumper Position TDM output from X_DAC_D0 1-2, 3-4 TDM output from X_DAC_D1 1-2, 3-4...
-
Page 9: Digital Audio Output
xcore.ai Multichannel Audio Board 1v1 Hardware Manual Board Net xCORE GPIO Port Description X_DAC_D0 X1D39 P1P0 Serial data output 0 (I2S or TDM) X_DAC_D1 X1D38 P1O0 Serial data output 1 (I2S or TDM) X_DAC_D2 X1D37 P1N0 Serial data output 2 (I2S or TDM) X_DAC_D3 X1D36 P1M0... - Page 10 xcore.ai Multichannel Audio Board 1v1 Hardware Manual Board Net xCORE GPIO Port Description OPT_TX X1D22 P1G0 IEC60958 (S/PDIF) or ADAT optical output Figure 11: Digital audio COAX_TX X1D00 P1A0 IEC60958 (S/PDIF) output output xCORE GPIO MCLK_DIG See notes below Buffered global audio master clock Notes: Details of the audio clocking scheme can be found in §11.
-
Page 11: Digital Audio Input
xcore.ai Multichannel Audio Board 1v1 Hardware Manual 9 Digital audio input Optical and coaxial digital audio input is provided. Both of these inputs can support reception of audio data in IEC60958 consumer mode (S/PDIF) format. This format allows transmission of two channels of audio data at up to 192kHz. Note the optical receiver used on the board can only support up to 96kHz in this mode. -
Page 12: Midi Input And Output
xcore.ai Multichannel Audio Board 1v1 Hardware Manual 10 MIDI input and output MIDI input and output is provided on the board via standard 5-pin DIN connectors compli- ant to the MIDI specification. The MIDI signalling is essentially a 31.25kbaud UART over a 5mA current loop. The interface circuits on this board are compliant with the MIDI specification addendum pertaining to use with 3.3V logic signalling “MIDI 1.0 Electrical Specification Update 1.1 [2014]”. -
Page 13: Audio Clocking
xcore.ai Multichannel Audio Board 1v1 Hardware Manual 11 Audio clocking A flexible clocking scheme is provided to allow for experimentation with different clocking architectures. Figure 16: Clocking circuit The audio master clock can be generated from one of three possible sources: the xcore.ai secondary (application) PLL, a Cirrus Logic CS2100 Fractional-N clock multiplier, or a Skyworks Si5351A-B-GT CMOS clock generator. - Page 14 xcore.ai Multichannel Audio Board 1v1 Hardware Manual In fixed mode (not locking to external source) one example of the application PLL jitter performance on the xcore.ai multichannel audio board is shown below. Divided versions of these clock frequencies will have similar jitter levels. 45.1584MHz Desired Frequency 49.152MHz (1024x48kHz)
- Page 15 xcore.ai Multichannel Audio Board 1v1 Hardware Manual Board Net xCORE GPIO Port Description Controls audio master clock direction. MCLK is an MCLK_DIR X0D43 P8D7 input to xcore when low and an output when high. Selects which external PLL to use. CS2100 when low, EXT_PLL_SEL X0D42 P8D6...
-
Page 16: Usb Device
xcore.ai Multichannel Audio Board 1v1 Hardware Manual 12 USB Device As a USB device, the board is connected to the host by the USB micro B connector marked “USB DEVICE”. The board can be configured in firmware as a bus or self powered USB device. In addition to the firmware, two jumpers should be configured on the board to support the relevant mode. - Page 17 xcore.ai Multichannel Audio Board 1v1 Hardware Manual 13 General purpose user interface 4 green LEDs and 3 buttons are provided for general purpose user interfacing. The figure below shows the layout of the user interface subsection: Figure 19: User interface components The signal mapping of the user interface components is shown in Figure Board Net...
-
Page 18: Power Supplies
The essence of the design is that only supplies required by the xmos device are always on and the other power supplies on the board are switched off until they are required/allowed. -
Page 19: Operating Requirements
xcore.ai Multichannel Audio Board 1v1 Hardware Manual power supplies on and off is not required in all designs, for simple designs the power may be reduced sufficiently by setting all active devices into suspend or power down states. An OnSemi NCP360 overvoltage protection device is used for two potential benefits: protection against overvoltage transients (e.g. - Page 20 xcore.ai Multichannel Audio Board 1v1 Hardware Manual 18 xcore.ai multichannel audio board port map The tables below provide a full description of the port-pin-net mappings described through- out this document for the xcore.ai multichannel audio board. Port Board Net Description X0D00 P1A0 3.3V...
- Page 21 xcore.ai Multichannel Audio Board 1v1 Hardware Manual Port Board Net Description X1D00 P1A0 3.3V COAX_TX S/PDIF output X1D01 P1B0 3.3V LRCK Serial audio interface LRCK X1D09 P4A3 P8A7 3.3V X1D09 GPIO X1D10 P1C0 3.3V BCLK Serial audio interface BCLK X1D11 P1D0 3.3V MCLK_XMOS...
- Page 22 DAC_DOUT2 68001-204HLF X_DAC_D3 68001-204HLF X_ADC_D3 I2S_DAC_LOOP_D3 DAC_DOUT3 BCLK BCLK LRCK LRCK BUT_2 MCLK_DAC MCLK DAC_MUTE_N MUTE_N KSC421J U_XMOS I2C0_SCL XMOS.SchDoc I2C0_SDA EXPANSION/TESTPOINTS PLL_SYNC COAX_TX X0D00 X1D00 QSPI_CS_N LRCK X0D01 X1D01 QSPI_D0 X1D09 QSPI FLASH X0D04 X1D09 TP32 QSPI_D1 BCLK U_ADC...
- Page 23 xcore.ai Multichannel Audio Board 1v1 Hardware Manual 470R AOUT1 470R AOUT5 DAC_DIN0 OUTL DAC_DIN2 OUTL BCLK R125 470R AOUT2 BCLK 470R AOUT6 BCLK OUTR OUTR LRCK R126 LRCK LRCK LRCK LRCK 3V3A 3V3A MCLK MCLK MCLK SJ-3523-SMT SJ-3523-SMT CPVDD CPVDD DVDD DVDD OUT 1/2...
- Page 24 I2C DEVICE ADDR = 7'b1100000 = 0x60 xcore.ai XRCGB Multichannel C147 C148 C163 EXT_PLL_SEL MCLK_DIR MCLK SOURCE 100N 100N 100N CS2100 Audio Board SI5351A-B Project Name XMOS MCLK xcore.ai Multi Channel Audio schematic (6 Build Sheet Name Clocks.SchDoc of 8) Date 17/08/2022 Sheet...
- Page 25 xcore.ai Multichannel Audio Board 1v1 Hardware Manual 3V3_DBG LED_A_RED 470R QSPI FLASH LED_A_GRN 470R USB CONNECTOR 1V8_DBG 1V8_DBG 1V8_DBG LTST-C195KGJRKT DBG_QSPI_D0 RED/GREEN SI/IO0 DBG_QSPI_D1 SO/IO1 5V_DBG DBG_QSPI_D2 WP_N/IO2 DBG_USB_D_P DBG_USB_D_N DBG_QSPI_D3 HOLD_N/IO3 DBG_VBUS VBUS DBG_USB_D_N DBG_QSPI_CLK LED_B_RED 470R 100N 0.35A DBG_USB_D_P DBG_QSPI_CS_N 220R...
-
Page 26: Version History
Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the “Information”) and is providing it to you “AS IS” with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd.