Table of Contents
Advertisement
3-7-4 Processor and Memory Module Matrix Table
Memory Q'ty
for each CPU
B0
A0
1 DIMM
2 DIMM
4 DIMM
6 DIMM
V
8 DIMM
V
NOTE!
l There should be at least one DDR4 DIMM per socket.
l If only one DIMM is populated in a channel, then populate it in the slot furthest away from CPU of that channel.
l Channel 0's on each memory controller (A/E/C/G, I/M/K/O) must be populated with same total capacity per channel
(if populated).
l Channel 1's on each memory controller (B/F/D/H, J/N/L/P) must be populated with same total capacity per channel
(if populated).
CPU0
D0
C0
G0
V
V
V
V
V
V
V
V
V
V
V
V
H0
E0
F0
J0
V
V
V
V
V
V
V
V
V
- 37 -
CPU1
I0
L0
K0
O0
V
V
V
V
V
V
V
V
V
V
V
V
System Hardware Installation
P0
M0
N0
V
V
V
V
V
V
V
Advertisement
Table of Contents
