Supero SUPER P3TDL3 User Manual

Supermicro p3tdl3 motherboards: user guide
Table of Contents

Advertisement

Quick Links

S
®
UPER
SUPER P3TDL3
SUPER P3TDLE
USER'S MANUAL
Revision 1.0c

Advertisement

Table of Contents
loading

Summary of Contents for Supero SUPER P3TDL3

  • Page 1 ® UPER SUPER P3TDL3 SUPER P3TDLE USER’S MANUAL Revision 1.0c...
  • Page 2 Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.
  • Page 3: Preface

    About This Manual This manual is written for system integrators, PC technicians and knowledgeable PC users. It provides information for the installation and use of the SUPER P3TDL3/P3TDLE motherboard. The SUPER P3TDL3/P3TDLE supports single Intel ® including low power Pentium 133 and 100 MHz.
  • Page 4: Table Of Contents

    SUPER P3TDL3 Quick Reference ... 1-7 SUPER P3TDLE Layout ... 1-8 SUPER P3TDLE Quick Reference ... 1-9 Server Works LE Chipset: System Block Diagram ... 1-10 Features of the P3TDL3/P3TDLE Motherboard ... 1-11 Chipset Overview ... 1-12 Special Features ... 1-13 BIOS Recovery ... 1-13 Recovery from AC Power Loss ...
  • Page 5 DIP Switch 1: Core/Bus Ratio ... 2-14 Jumper Settings ... 2-15 CMOS Clear ... 2-15 SCSI Termination Enable/Disable (P3TDL3 ONLY) ... 2-15 Overheat Alarm Enable/Disable ... 2-16 Onboard LAN/NIC Enable/Disable ... 2-16 3rd Power Supply Failure Alarm Enable/Disable ... 2-16 Watchdog Reset ...
  • Page 6 UPER P3TDL3/P3TDLE User’s Manual Ultra160 SCSI Connector ... 2-20 2-10 Installing Software Drivers ... 2-21 Chapter 3: Troubleshooting Troubleshooting Procedures ... 3-1 Before Power On ... 3-1 No Power ... 3-1 No Video ... 3-1 Memory Errors ... 3-2 Losing the System’s Setup Configuration ... 3-2 Technical Support Procedures ...
  • Page 7: Chapter 1: Introduction

    One (1) 50-pin Ultra SCSI cable (P3TDL3 ONLY) One (1) 68-pin LVD SCSI cable (P3TDL3 ONLY) One (1) set of SCSI driver diskettes (P3TDL3 ONLY) One (1) SCSI manual (P3TDL3 ONLY) One (1) Supermicro CD or diskettes containing drivers and utilities...
  • Page 8: Contacting Supermicro

    UPER P3TDL3/P3TDLE User’s Manual Contacting Supermicro Headquarters Address: SuperMicro Computer, Inc. 980 Rock Ave. San Jose, CA 95131 U.S.A. Tel: +1 (408) 503-8000 Fax: +1 (408) 503-8008 Email: marketing@supermicro.com (General Information) support@supermicro.com (Technical Support) Web Site: www.supermicro.com Europe Address: SuperMicro Computer B.V.
  • Page 9 Chapter 1: Introduction Notes...
  • Page 10: Super P3Tdl3 Image

    UPER P3TDL3/P3TDLE User’s Manual SUPER P3TDL3 Figure 1-1. SUPER P3TDL3 Image...
  • Page 11: Super P3Tdle Image

    Chapter 1: Introduction SUPER P3TDLE Figure 1-2. SUPER P3TDLE...
  • Page 12 UPER P3TDL3/P3TDLE User’s Manual Figure 1-3. SUPER P3TDL3 Layout Mouse USB0/1 COM1 FCPGA Processor 2 CPU Fan 2 Parallel Port CPU Fan 1 COM2 J104 Ethernet Port FCPGA Processor 1 PCI 1 PCI 2 PCI 3 PCI 4 See Chapter 2 for the locations of the I/O ports and for details on the Front Control Panel (JF1) connector.
  • Page 13 P3TDL3 Quick Reference Jumpers Description SCSI Termination JBT1 CMOS Clear Front Side Bus Speed Manufacturer's Setting Overheat Alarm LAN Enable/Disable JP12 3rd P/S Failure Alarm JP13 Speed for 64-bit PCI JP14 Watchdog Reset DIP Switches Description SW1 (1-4) CPU Core/Bus Ratio...
  • Page 14 UPER P3TDL3/P3TDLE User’s Manual Figure 1-4. SUPER P3TDLE Layout Mouse USB0/1 COM1 FCPGA Processor 2 CPU Fan 2 Parallel Port CPU Fan 1 COM2 J104 Ethernet Port FCPGA Processor 1 See Chapter 2 for the locations of the I/O ports and for details on the Front Control Panel (JF1) connector.
  • Page 15 P3TDLE Quick Reference Jumpers Description JBT1 CMOS Clear Front Side Bus Speed Manufacturer's Setting Overheat Alarm LAN Enable/Disable JP12 3rd P/S Failure Alarm JP13 Speed for 64-bit PCI JP14 Watchdog Reset DIP Switches Description SW1 (1-4) CPU Core/Bus Ratio Connectors Description Chassis Fan (4 -7) Chassis Fan Headers...
  • Page 16: Server Works Le Chipset: System Block Diagram

    UPER P3TDL3/P3TDLE User’s Manual P e n tiu m III 133/100 M H z H ost Bus 64-bit 66/33 M H z P C I S lots U S B 1.5 M b/sec P orts Figure 1-5. Note: This is a general block diagram.
  • Page 17: Motherboard Features

    133/100 MHz. Note: Please refer to the support section of our web site for a complete listing of supported processors (http://www.supermicro.com/TechSupport.htm). M e m o r y • Four 168-pin DIMM sockets supporting up to 4 GB registered ECC PC133/100 SDRAM Note: The memory and front side bus speeds are synchronized.
  • Page 18 • Multiple FSB clock frequency selections (set in BIOS) CD/Diskette Utilities • BIOS flash upgrade utility • Device Drivers Dimensions • SUPER P3TDL3 - Full ATX: 12" x 10.25" (305 x 260 mm) • SUPER P3TDLE - Full ATX: 12" x 10.25" (305 x 260 mm) 1-12...
  • Page 19: Chipset Overview

    The North Bridge also packs and unpacks data for PCI accesses, which reserves more processor bandwidth for multiprocessor motherboards. The South Bridge provides various integrated functions, including the PCI to ISA bridge and support for UDMA33, security (passwords and system pro- tection), Plug &...
  • Page 20: Pc Health Monitoring

    UPER P3TDL3/P3TDLE User’s Manual PC Health Monitoring This section describes the PC health monitoring features of the SUPER P3TDL3/P3TDLE. Both have an onboard System Hardware Monitor chip that supports PC health monitoring. Seven Onboard Voltage Monitors for the CPU Core, Chipset Voltage, +5V and +12V The onboard voltage monitor will scan these seven voltages continuously.
  • Page 21: 1-5 Acpi/Pc 98 Features

    The system BIOS is protected by hardware so that no virus can infect the BIOS area. The user can only change the BIOS content through the flash utility provided by SUPERMICRO. This feature can prevent viruses from infecting the BIOS area and destroying valuable data.
  • Page 22 UPER P3TDL3/P3TDLE User’s Manual ages the Plug and Play BIOS data structures while providing a processor architecture-independent implementation that is compatible with both Win- dows 98 and 2000. Note: To utilize ACPI, you must reinstall Windows 98/2000. to see if ACPI has been properly installed by looking for it in the Device Manager, which is located in the Control Panel in Windows.
  • Page 23: Power Supply

    It is even more important for processors that have high CPU clock rates. The SUPER P3TDL3/P3TDLE accommodates ATX power supplies. Although most power supplies generally meet the specifications required by the CPU, some are inadequate. You should use one that will supply at least 300W of power - an even higher Wattage power supply is recommended for high- load configurations.
  • Page 24 UPER P3TDL3/P3TDLE User’s Manual (UARTs), one of which supports serial infrared communication. Each UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability and a processor interrupt system. Each UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability and a processor inter- rupt system.
  • Page 25: Chapter 2: Installation

    Static-Sensitive-Devices Electric-Static-Discharge (ESD) can damage electronic components. To pre- vent damage to your system board, it is important to handle it very carefully. The following measures are generally sufficient to protect your equipment from ESD. Precautions • Use a grounded wrist strap designed to prevent ESD. •...
  • Page 26: Fcpga Processor Installation

    UPER P3TDL3/P3TDLE User’s Manual FCPGA Processor Installation When handling the direct pressure on the label area of the fan. The following pages cover the installation procedure. You should install the processor in the motherboard first, then install the motherboard in the chas- sis, then the memory and add-on cards, and finally the cables and drivers.
  • Page 27: 2-3 Mounting The Motherboard In The Chassis

    Figure 2-1. FCPGA Socket: Empty and with Processor Installed 2-3 Mounting the Motherboard in the Chassis All motherboards have standard mounting holes to fit different types of chassis. Chassis may include a variety of mounting fasteners made of metal or plastic. Although a chassis may have both types, metal fasteners are the most highly recommended because they ground the motherboard to the chassis.
  • Page 28: Installing Dimms

    DIMM3 slot, as needed. Support The P3TDL3/P3TDLE supports only registered ECC PC100 and PC133 SDRAM. Note that the memory and front side bus speeds are synchro- nized, meaning if PC133 is used with a 100 MHz FSB, the memory will run at 100 MHz.
  • Page 29: Port/Control Panel Connector Locations

    Release Tab To Remove: Use your thumbs to gently push each release tab outward. This should release the DIMM from the slot. Port/Control Panel Connector Locations The I/O ports are color coded in conformance with the PC 99 specification. See Figure 2-5 below for the colors and locations of the various I/O ports. Mouse (Green) Ports...
  • Page 30 UPER P3TDL3/P3TDLE User’s Manual Front Control Panel JF1 contains header pins for various front control panel connectors. See Figure 2-6 for the pin locations of the various front control panel buttons and LED indicators. Please note that even and odd numbered pins are on opposite sides.
  • Page 31: Connecting Cables

    Connecting Cables Power Supply Connector The primary power supply connec- tor on the P3TDL3/P3TDLE meets the SSI (Superset ATX) 24-pin specifications; however, it also supports an ATX 20-pin connec- tor. Refer to Table 2-1a for pin definitions. See Figure A below for connector orientation.
  • Page 32: Power Led

    UPER P3TDL3/P3TDLE User’s Manual Power LED The Power LED connection is lo- cated on pins 1, 3 and 5 of JF1. See Table 2-3 for pin definitions. IDE LED The IDE LED connection is located on pins 7 and 9 of JF1. Attach the IDE hard drive LED cable to these pins to display disk activity.
  • Page 33: Sleep

    Sleep The Sleep connection is located on pins 19 and 21 of JF1. See Table 2-7 for pin definitions. Non-Maskable Interrupt The Non-Maskable Interrupt con- nection is located on pins 21 and 23 of JF1. See Table 2-8 for pin definitions.
  • Page 34: Fan Fail Led

    UPER P3TDL3/P3TDLE User’s Manual Fan Fail LED A Fan Fail LED connection is lo- cated on pins 4 and 6 of JF1. See Table 2-11 for pin definitions. An extra chassis intrusion header is provided at JL1. Power Fail LED A Power Fail LED connection is lo- cated on pins 8 and 10 of JF1.
  • Page 35: Keyboard Lock

    Keyboard Lock The Keyboard Lock connection is located on pins 22 and 24 of JF1. See Table 2-16 for pin definitions. Overheat LED (OH) Connect an LED to the OH connec- tion on pin 26 of JF1 to provide advanced warning of chassis overheating.
  • Page 36: Wake-On-Lan

    UPER P3TDL3/P3TDLE User’s Manual Wake-On-LAN The Wake-On-LAN header is des- ignated as "WOL." Refer to Table 2-21 for pin definitions. You must enable the LAN Wake-Up setting in BIOS to use this feature. must also have a LAN card with a...
  • Page 37: Ethernet Port

    Ethernet Port An Ethernet port is located beside COM2 port backplane. This port accepts an RJ45 cable. Serial Ports The COM1 and COM2 serial ports are located under the parallel port (see Figure 2-5). See Table 2-25 for pin definitions. ATX PS/2 Keyboard and PS/2 Mouse Ports The ATX PS/2 keyboard and the...
  • Page 38: Dip Switch Settings

    DIP Switch 1: Core/Bus Ratio Two "DIP" switches labeled SW1 and SW2 are located on the P3TDL3/P3TDLE near the ISA slot. The four slide switches on DIP Switch 1 are used to set the core/ bus ratio. The example on the right will show you which CPU Core/Bus Ratio to use.
  • Page 39: Jumper Settings

    AC power cord before clearing CMOS. Do not use the PW_ON connector to clear CMOS. SCSI Termination Enable/ Disable (P3TDL3 only) Jumper JP1 allows you to enable or disable termination for the SCSI connectors. The normal (default) position is on pins 1-2 to enable SCSI operation.
  • Page 40: Overheat Alarm Enable/Disable

    UPER P3TDL3/P3TDLE User’s Manual Overheat Alarm (Buzzer) Enable/Disable You may want to disable the audio alarm signal that notifies you of overheat condtions. gives you this option. 2-29 for jumper settings. Onboard LAN/NIC Enable/Disable Change the setting of jumper JP8...
  • Page 41: Parallel Port, Floppy/Hard Disk Drive And Scsi Connections

    Parallel Port, Floppy/Hard Disk Drive and SCSI Connections Note the following when connecting the floppy and hard disk drive cables: • The floppy disk drive cable has seven twisted wires. • A red mark on a wire typically designates the location of pin 1. •...
  • Page 42: Floppy Connector

    UPER P3TDL3/P3TDLE User’s Manual Floppy Connector The floppy connector is located on J26. See Table 2-34 for pin definitions. IDE Connectors There are no jumpers to configure the onboard IDE connectors J23 and J24. Refer to Table 2-35 for pin definitions.
  • Page 43: 50-Pin Legacy Scsi Connector

    50-pin Legacy SCSI Connector (P3TDL3 only) Refer to Table 2-36 for pin definitions for the 50-pin Legacy SCSI connector lo- cated at JA5. Ultra Wide SCSI Connector (P3TDL3 only) Refer to Table 2-37 for the Ultra Wide SCSI pin defini- tions.
  • Page 44: Ultra160 Scsi Connector

    UPER P3TDL3/P3TDLE User’s Manual Ultra160 SCSI Connector (P3TDL3 only) Refer to Table 2-38 for pin definitions for the Ultra160 SCSI connector located at JA1. T a b le 2 -3 8 6 8 -p in U ltra 1 6 0 S C S I C o n n e c to rs (J A1 )
  • Page 45: 2-10 Installing Software Drivers

    After the OS (Operating System) has been installed and after installation of any Service Pack or UpGrade to the OS, you must install the software drivers included on the Supermicro CD. The necessary drivers are all in- cluded on the Supermicro CD that came packaged with your motherboard.
  • Page 46 UPER P3TDL3/P3TDLE User’s Manual Notes 2-22...
  • Page 47: Chapter 3: Troubleshooting

    Troubleshooting Procedures Use the following procedures to troubleshoot your system. followed all of the procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter. Note: Always disconnect the power cord before adding, changing or installing any hardware components.
  • Page 48: Memory Errors

    UPER P3TDL3/P3TDLE User’s Manual If you are a system integrator, VAR or OEM, a POST diagnos- tics card is recommended. For I/O port 80h codes, refer to Memory Errors 1. Make sure the DIMM modules are properly and fully installed.
  • Page 49: Frequently Asked Questions

    Answer: It is recommended that you do not upgrade your BIOS if you are experiencing no problems with your system. cated on our web site at < http://www.supermicro.com >. Please check our BIOS warning message and the info on how to update your BIOS on our web site.
  • Page 50 UPER P3TDL3/P3TDLE User’s Manual than your BIOS before downloading. Select your motherboard model and download the BIOS file to your computer. Unzip the BIOS update file and you will find the readme.txt (flash instructions), the flash.com (BIOS flash utility) and the BIOS image (xxxxxx.rom) files.
  • Page 51: Returning Merchandise For Service

    Chapter 3: Troubleshooting will have instant off capabilities as long as the BIOS has control of the system. When the Standby or Suspend feature is enabled or when the BIOS is not in control such as during memory count (the first screen that appears when the system is turned on), the momentary on/off switch must be held for more than four seconds to shut down the system.
  • Page 52 UPER P3TDL3/P3TDLE User’s Manual Notes...
  • Page 53: Chapter 4: Bios

    Introduction This chapter describes the AMIBIOS for the P3TDL3/P3TDLE. The AMI ROM BIOS is stored in a Flash EEPROM and can be easily upgraded using a floppy disk-based program. Note: Due to periodic changes to BIOS, some settings may have been added or deleted and might not yet be recorded in this manual.
  • Page 54: Bios Features

    UPER P3TDL3/P3TDLE User’s Manual BIOS Features • Supports Plug and Play V1.0A and DMI 2.1 • Supports Intel PCI (Peripheral Component Interconnect) (PME) local bus specification • Supports Advanced Power Management (APM) specification v 1.1 • Supports ACPI • Supports Flash ROM AMIBIOS supports the LS120 drive made by Matsushita-Kotobuki Electronics Industries Ltd.
  • Page 55: Main Bios Setup Menu

    The Main BIOS Setup Menu Press the <Delete> key during the POST (Power On Self Test) to enter the Main Menu of the BIOS Setup Utility. All Main Setup options are described in this section. The Main BIOS Setup screeen is displayed below. Main Advanced Chipset...
  • Page 56: Advanced Bios Setup

    UPER P3TDL3/P3TDLE User’s Manual Advanced BIOS Setup Choose Advanced BIOS Setup from the AMIBIOS Setup Utility main menu with the Left/Right arrow keys. the items in the left frame of the screen, such as SuperIO Configuration, to go to the sub screen for that item. Advanced BIOS Setup options are displayed by highlighting the option using the arrow keys.
  • Page 57: Super Io Configuration

    Super IO Configuration Advanced Configure Winbond627F Serial Port(s) and Parallel P Serial Port1 Address Serial Port1 IRQ Serial Port2 Address Serial Port2 IRQ Serial Port2 Mode Parallel Port Address Parallel Port IRQ Parallel Port Mode ECP Mode DMA Channel V02.03 (C)Copyright 1985-2000, American Megatrends, Inc. The Super IO Configuration includes the following items: Serial Port 1 Address This option specifies the base I/O port address of serial port 1.
  • Page 58: Ide Configuration

    UPER P3TDL3/P3TDLE User’s Manual Serial Port 2 Mode This option allows the user to set the mode for serial port 2. The settings for this item include Normal, Sharp-IR, SIR and Consumer. Normal allows serial port 2 to act normally, while the others set the port up to work with infrared devices.
  • Page 59 Chapter 4: BIOS Primary IDE Master When entering "Setup", BIOS automatically detects the presence of IDE de- vices. This displays the auto detection status of the IDE devices. You can also manually configure the IDE drives by providing the following informa- tion: This option allows the user to configure the IDE devices.
  • Page 60 UPER P3TDL3/P3TDLE User’s Manual DMA Mode This item allows the users to select the DMA mode. The settings are: Auto, SWDMA0, SWDMA1, SWDMA2, MWDMA0, MWDMA1, MWDM2, UWDMA0, UWDMA1, UWDMA2, UWDMA3 and UWDMA4. Select Auto to auto detect the DMA Mode. Select SWDMA0 through SWDMA2 to set single word DMA0 through DMA2.
  • Page 61 Chapter 4: BIOS Secondary IDE Slave This displays the status of auto detection of IDE devices. The settings for "Secondary IDE Slave" are the same as those for the "Primary IDE Master". Hard Disk Write Protect This item allows the user to prevent the hard disk from being overwritten. The options are Enabled or Disabled.
  • Page 62: Floppy Configuration

    UPER P3TDL3/P3TDLE User’s Manual Floppy Configuration Floppy A Use this option to specify which of floppy drive you have installed in the A drive. The settings are Disabled, 360 KB 5 1/4", 1.2 MB 5 1/4", 720 KB 3 1/ 2", 1.44 MB 3 1/2"...
  • Page 63 Chapter 4: BIOS BootUp Num Lock This option is used to select the status of the Number Lock function on your keyboard on bootup. The settings are On and Off. BootUp CPU Speed This option is used set the CPU speed to either High or Low. PS/2 Mouse Support This option specifies whether a PS/2 Mouse will be supported.
  • Page 64 UPER P3TDL3/P3TDLE User’s Manual Wait for F1 if Error This settings for this option are Enabled and Disabled. Disabled: This prevents the AMIBIOS to wait on an error for user intervention. This setting should be used if there is a known reason for a BIOS error to appear. An example would be a system administrator must remote boot the system.
  • Page 65: Event Log Configuration

    Chapter 4: BIOS System BIOS Cacheable This option enables you to move the system BIOS to the memory cache to improve performance. Settings are Enabled and Disabled. Event Log Configuration Event Logging This option Enables or Disables the logging of events. You can use this screen to select options for the Event Log Configuration Settings.
  • Page 66: Peripheral Device Configuration

    UPER P3TDL3/P3TDLE User’s Manual Peripheral Device Configuration Onboard SCSI This option allows you to Enable the onboard SCSI. The settings are En- abled and Disabled. Onboard LAN This option allows you to Enable the onboard LAN. The settings are En- abled and Disabled.
  • Page 67: Chipset Setup

    Chipset Setup Choose Chipset Setup from the AMIBIOS Setup Utility main menu. The screen is shown below. All Chipset Setup options are described following the screen. You can use this screen to select options for the GHCH Configuration. Main Advanced Chipset C000,16k Shadow C400,16k Shadow...
  • Page 68 UPER P3TDL3/P3TDLE User’s Manual DC00, 16k Shadow These options specify how the 16 KB of video ROM at each of the above addresses is treated. When Disabled, the contents of the video ROM are not copied to RAM. When Enabled, the contents of 16 KB of video ROM beginning at the above address are copied (shadowed) from ROM to RAM for faster application.
  • Page 69: Pci Pnp Setup

    SDRAM CAS Latency This settings for this option are CAS Latency 3 and CAS Latency 2. CAS stands for Column Address Strobe. ISA IO Cycle Delay This settings for this option are Full Delay, 1.5 BCLK, 2.5 BLCK and 3.5 BLCK.
  • Page 70 UPER P3TDL3/P3TDLE User’s Manual Plug & Play OS Choose the No setting for computers that do not meet the Plug and Play specifications, which will allow the BIOS to configure all the devices in the system. Choosing the Yes setting lets the operating system configure PnP devices that are not required for boot up (if the system has a PnP operating system).
  • Page 71 Chapter 4: BIOS PCI Slot-1 IRQ Preference This option allows you to change the IRQ for PCI slot 1. The settings are Auto, 3, 4, 5, 7, 9, 10, 11, 12, 14, and 15. The Auto setting lets the BIOS assign the IRQ.
  • Page 72 UPER P3TDL3/P3TDLE User’s Manual Onboard SCSI IRQ Preference This option allows you to change the IRQ for the onboard SCSI. The set- tings are Auto, 3, 4, 5, 7, 9, 10, 11, 12, 14, and 15. The Auto setting lets the BIOS assign the IRQ.
  • Page 73: Power Setup

    DMA Channel 7 Each of the above list of DMA channel setting options can be set to Avail- able and Reserved. Available means the specified DMA channel is avail- able for use by PCI/PnP devices. Reserved means the specified DMA chan- nel is reserved for use by Legacy ISA devices.
  • Page 74 UPER P3TDL3/P3TDLE User’s Manual ACPI Aware O/S This option allows the system to utilize Intel's ACPI (Advanced Configuration and Power Interface) specification. Settings are No and Yes. DOS®, Windows 3.x®, and Windows NT® are examples of non-ACPI aware oper- ating systems. Windows 95®, Windows 98®, Windows ME® and Windows 2000®...
  • Page 75 Chapter 4: BIOS Inactivity Timer This option specifies the length of hard disk inactivity time that should expire before entering the power conserving state. The settings include Off, 1, 5, 10, 20, 30, 60 and 120 (minutes). Suspend Timeout This option specifies if BIOS is to monitor for display activity when in a power saving state.
  • Page 76: Boot Setup

    UPER P3TDL3/P3TDLE User’s Manual Boot Setup Choose Boot Setup from the AMIBIOS Setup main menu. options are described in this section. below. Main Advanced Chipset > Boot Device Priority > Hard Disk Drives > Removable Devices > ATAPI CDROM Drives V02.03 (C)Copyright 1985-2000, American Megatrends, Inc.
  • Page 77: Hard Disk Drives

    3rd Boot Device The settings for the 3rd Boot Device are Removable Device, Hard Drive and ATAPI CDROM. Hard Disk Drives Use this screen to view the hard drives that have been auto-detected or entered manually on your system. Removable Devices Use this screen to view the removeable devices that have been auto-de- tected or entered manually on your system.
  • Page 78: Security Setup

    UPER P3TDL3/P3TDLE User’s Manual Security Setup Choose Security Setup from the AMIBIOS Setup main menu. All Security Setup options are described in this section. The Security Setup screen is shown below. Main Advanced Chipset Supervisor Password User Password > Change Supervisor Password >...
  • Page 79: Change Supervisor Password

    Change Supervisor Password This option allows you to change a supervisor password that was entered previously. Change User Password This option allows you to change a user password that was entered previ- ously. Clear User Password Use this option to clear the user password so that it is not required to be entered when the system boots up.
  • Page 80: 4-10 Exit Setup

    UPER P3TDL3/P3TDLE User’s Manual 4-10 Exit Setup Choose Exit Setup from the AMIBIOS Setup main menu. All Exit Setup op- tions are described in this section. The Exit Setup screen is shown below. Main Advanced Chipset > Exit Saving Changes >...
  • Page 81: Load Optimal Defaults

    Load Optimal Defaults Highlighting this setting and then pressing <Enter> provides the optimum performance settings for all devices and system features. Load Failsafe Defaults Highlighting this setting and then pressing <Enter> provides the safest set of parameters for the system. cally.
  • Page 82 UPER P3TDL3/P3TDLE User’s Manual Notes 4-30...
  • Page 83 Appendix A: BIOS Error Beep Codes Appendix A BIOS Error Beep Codes & Messages During the POST (Power-On Self-Test) routines, which are performed each time the system is powered on, errors may occur. Non-fatal errors are those which, in most cases, allow the system to continue the boot-up process.
  • Page 84 UPER P3TDL3/P3TDLE User’s Manual AMIBIOS Error Beep Codes 1 beep: Refresh failure - the memory refresh circuitry on the motherboard is faulty. (Fatal error) 3 beeps: Base 64KB memory failure - memory failure occurred in the first 64KB of memory. (Fatal error) 6 beeps: Keyboard controller Gate A20 failure.
  • Page 85 If you hear... 5 short and 1 long beeps 6 short and 1 long beeps 7 short and 1 long beeps Appendix A: BIOS Error Beep Codes it's because... no memory detected in system EDO memory detected in system SMBUS (System Management Bus) error...
  • Page 86 UPER P3TDL3/P3TDLE User’s Manual Notes...
  • Page 87 Appendix B: AMIBIOS POST Diagnostic Error Messages AMIBIOS POST Diagnostic Error Messages This section describes the power-on self-tests (POST) port 80 codes for the AMIBIOS. Check Point Description Code copying to specific areas is done. to INT 19h boot loader next. NMI is Disabled.
  • Page 88 UPER P3TDL3/P3TDLE User’s Manual Check Point Description The keyboard controller command byte is written. Next, issuing the pin 23 and 24 blocking and unblocking commands. Next, checking if the <End or <Ins> keys were pressed during Initialize CMOS RAM in every boot AMIBIOS POST option was set in AMIBCP or the <End>...
  • Page 89 Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description Initialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next. Bus initialization system, static, output devices will be done next, if present. Passing control to the video ROM to perform any required configuration before the video ROM test.
  • Page 90 UPER P3TDL3/P3TDLE User’s Manual Check Point Description Initializing the bus input, IPL, and general devices next, if present. Displaying bus initialization error messages. The new cursor position has been read and saved. Displaying the Hit <DEL> message next. Preparing the descriptor tables next.
  • Page 91 Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description The memory below 1 MB has been cleared via a soft reset. Clearing the memory above 1 MB next. The memory above 1 MB has been cleared via a soft reset.
  • Page 92 UPER P3TDL3/P3TDLE User’s Manual Check Point Description The DMA page register test passed. DMA Controller 1 base register test next. The DMA controller 1 base register test passed. Performing the DMA controller 2 base register test next. The DMA controller 2 base register test passed.
  • Page 93 Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description programming been completed. Uncompressing the WINBIOS Setup code and executing the AMIBIOS Setup or WINBIOS Setup utility next. Returned from WINBIOS Setup and cleared the screen. Performing any necessary programming after WINBIOS Setup next.
  • Page 94 UPER P3TDL3/P3TDLE User’s Manual Check Point Description Any initialization required after the option ROM test has been completed. printer base address next. Set the timer and printer base addresses. RS-232 base address next. Returned Performing Coprocessor test next. Required initialization before the Coprocessor test is over.
  • Page 95 Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description Returned Next, performing the E000 option ROM had control. Initialization completed. Displaying the system configuration next. Building the multiprocessor table, if necessary. POST next. The system configuration is displayed. Uncompressing the DMI data and initializing DMI. Copying any code to specific areas.
  • Page 96 UPER P3TDL3/P3TDLE User’s Manual Notes B-10...

This manual is also suitable for:

Super p3tdle

Table of Contents