TABLE OF CONTENTS General Information Purpose Unpacking & Inspection Warranty Product Assistance Maintenance Agreements Documentation Discrepancies Software Licensing Agreement Service Procedure Product Description Introduction Front-Panel Description CAMAC Operation Operating Instruction Programming for the HV4032A Programming for the System 1440 Transmitting to System 1440 Responding from System 1440 Summary of CAMAC Functions Specifications and Schematics...
LeCroy are covered by the original equipment manufacturers' warranty only. In exercising this warranty, LeCroy will repair or, at its option, replace any product returned to the Customer Service Department or an authorized service facility within the warranty period, provided that the...
Products requiring maintenance should be returned to the Customer Service Department or authorized service facility. If under warranty, LeCroy will repair or replace the product at no charge. The purchaser is only responsible for the transportation charges arising from return of the goods to the service facility.
CAMAC Dataway and the System 1440 or HV4032 or HV4032A mainframes. Please note however, that the 2132 should be used with the 1440 system or the HV4032 system. It cannot be used with both systems at once. Any combination of the HV4032 series mainframe may be used in the daisy chain.
Page 9
Footnotes (1) Command is a word transfer from the 2132 to the HV4032A. Response is a word or block of words transferred from the HV4032A to the 2132. It is always accompanied by one L2 (following the last word transferred if in a block).
Universal Asynchronous Receiver Transmitter (UART) and with CAMAC via Dataway. Data words written into the 2132 from CAMAC are loaded into a 40-word deep FIFO and are available for CAMAC read out (Figure 3). Full buffering of both ports has been provided to allow efficient operation in spite of the drastic difference between the speed of the serial daisy chain and that of the computer.
Page 11
(Figure 3) are broken into three 6-bit characters. The UART adds one start bit, two stop bits, and a parity bit. The 2132 control circuitry adds a flag bit allowing the system to perform framing checks (Figure 4) for the HV4032.
Page 12
Eighteen data bits are transferred, two of which are used as LAM Status Bits only on transmission to the 2132. Data transfer from the 2132 to the HV mainframes is considerably slower than the corresponding response communication. Because of the computer error checking (parity, framing, etc.) the HV mainframe requires approximately 100 msec between...
A programming example flow diagram is given in Figures 5 to 10 to illustrate general procedure for operation of the 2132. CAMAC clear (C or Z) is recommended after power up of the 2132. After this initialization it should not be necessary to clear the module again.
Page 14
13 = overwrite). A parity error implies a command to an HV4032 which was not recognized. This can be generated by any unit in a daisy chain as all units will see the command from the 2132, but only the HV4032 recognizing the address should respond to the command given.
LAM be ignored and allow the Q response from a F(2) to indicate valid data. Note that L2 is NEVER generated. 5. FIFOs. Both the 2132 and the 1445 arc FIFO buffered. This allows a burst of data to be transmitted at high speed, but then necessitates a delay to allow processing of that data.
The suggested mode of operation is to limit the count to 39 (39 channels + 1 i.d. word fills 2132). If this is not done the 2132 must be read out fast enough to prevent overflow. This might be a reasonable approach if the LAM is used as an interrupt.
SUMMARY OF CAMAC FUNCTIONS F(0)•(A(0)+A(1))•N Read LAM Register (R1=L1, R2=L2) F(2)•(A(0)+A(1))•N Read and advance buffer (data valid if Q=1) F(9)•A(0)•N Clear buffers, L1 and L2 F(16)•N Write into output buffer (Q=1 if word is accepted at output buffer. Data transfer will then proceed to the HV) F(27)•A(0)•N Test L1...