Table of Contents
Advertisement
8. COMMAND DESCRIPTION
The S1D10605 Series chips identify the data bus signals by a combination of A0, RD (E), WR (R/W) signals. Command
interpretation and execution does not depend on the external clock, but rather is performed through internal timing only,
and thus the processing is fast enough that normally a busy check is not required.
In the 8080 MPU interface, commands are launched by inputting a low pulse to the RD terminal for reading, and
inputting a low pulse to the WR terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read
mode when an HIGH signal is input to the R/W terminal and placed in a write mode when a LOW signal is input to the
R/W terminal and then the command is launched by inputting a high pulse to the E terminal. (See "11. Timing
Characteristics" regarding the timing.) Consequently, the 6800 Series MPU interface is different than the 80x86 Series
MPU interface in that in the explanation of commands and the display commands the status read and display data read
RD (E) becomes "1(H)". In the explanations below the commands are explained using the 8080 Series MPU interface
as the example.
When the serial interface is selected, the data is input in sequence starting with D7.
<Explanation of Commands>
(1) Display ON/OFF
This command turns the display ON and OFF.
E
R/W
A0
RD WR D7 D6 D5 D4 D3 D2 D1 D0
0
1
0
1
When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See
the section on the (20) "power saver" for details.
(2) Display Start Line Set
This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further
details see the 7. FUNCTION DESCRIPTION in "The Line Address Circuit".
E
R/W
A0
RD WR D7 D6 D5 D4 D3 D2 D1 D0
0
1
0
0
(3) Page Address Set
This command specifies the page address corresponding to the low address when the MPU accesses the display data
RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data
RAM. Changing the page address does not accompany a change in the status display. See the "page address" circuit
in the 7. Function Description for the detail.
E
R/W
A0
RD WR D7 D6 D5 D4 D3 D2 D1 D0
0
1
0
1
Rev.2.1
0
1
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
↓
1
1
1
1
1
1
1
1
0
1
1
0
0
0
0
0
0
0
1
1
0
Setting
1
1
Display ON
0
Display OFF
Line address
0
0
0
0
1
1
1
0
2
↓
1
0
62
1
1
63
Page address
0
0
0
0
1
1
1
0
2
↓
↓
1
1
7
0
0
8
EPSON
S1D10605 Series
37
Advertisement
Table of Contents
