Hide thumbs Also See for Si5361:

Advertisement

Quick Links

REFERENCE MANUAL
Si5361/62/63 Reference Manual
Description
This Family Reference Manual is intended to provide
hardware, system, and software engineers the
necessary technical information to successfully use the
Si5361/62/63 in end applications. The official device
specifications and ordering information can be found
in the Si5361/62/63 data sheet.
The Si5361/62/63 jitter attenuating clock multipliers
combine fifth-generation DSPLL and MultiSynth™
technologies to enable any-frequency clock genera-
tion. These parts are used for applications that require
the highest level of jitter performance. The Si5361,
Si5362, and Si5363 are 1-DSPLL, 2-DSPLL, and 3-DSPLL
devices, respectively. These devices are programmable
with a serial interface. Alternatively, on-chip, program-
mable, non-volatile memory (NVM) can be used to
ensure power-up with known frequency configura-
tions.
Free-run, synchronous, and holdover modes of
operation are supported offering both automatic and
manual input clock switching. The loop filter is fully
integrated on-chip eliminating the risk of potential
noise coupling associated with discrete solutions.
Furthermore, the jitter attenuation bandwidth is digi-
tally programmable providing jitter performance opti-
mization at the application level. These devices can
generate any combination of output frequencies from
any input frequency within the specified input and
output range.
The Si5361/62/63 is programmed using Skyworks
ClockBuilder Pro software and can be made to power
up with known frequencies as a factory programmed
custom part or can be ordered as a "custom blank"
part for increased flexibility.
Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com
206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice
1
Related Documents
Si5361/62/63 Data Sheet
UG514: Si536x-EVB User Guide
Si55xx, Si540x, and Si536x Recommended XTAL,
XO, VCXO, TCXO, and OCXO Reference Manual
AN1357: Si5360/61/62/63 Schematic Design and
Board Layout Guidelines
AN1360: Serial Communications and API Program-
ming Guide for Si536x, Si540x,and Si55xx Devices
March 21, 2023

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Si5361 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Skyworks Si5361

  • Page 1 “custom blank” part for increased flexibility. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 2 (OPN) for the Si5361/62/63 jitter attenuator. During operation, the Device API embedded on the clock devices may be used to dynamically adjust or poll the Si5361/62/63 parameters. To learn more about config- uration settings of the Si5361/62/63, open a ClockBuilder Pro Sample Plan and explore.
  • Page 3 • Jitter cleaner Figure 2 shows the Si5361 used in a typical SyncE architecture as a line card device. It also shows the Skyworks Si540x device acting as a timing card to distribute timing information from different Building Integrated Timing Supplies (BITS).
  • Page 4 206420-003 Figure 3. Si5362/63 as SyncE Line Card Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 5 The Si5362/63 devices can be deployed in IEEE 1588 Precision Time Protocol line card applications, as illustrated in Figure 4. The reference PLL (DSPLL P) receives the SyncE clocks from the Network Synchronizers such as Skyworks Si540x family devices. These SyncE input clocks are now used to generate ultra-low jitter Ethernet PHY layer clock output frequencies.
  • Page 6 Note: When multiple inputs are assigned to DSPLL P, switching between them will affect all device outputs. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 7: Dspll And Multisynth

    Each DSPLL has access to any of the four inputs (IN0 to IN3) after having been divided down by the P dividers, which are either fractional or integer. Figure 6 shows the block diagram for the Si5361, a single PLL device with two MultiSynth available, NA and NB. XTAL...
  • Page 8 Figure 7 shows the block diagram for the Si5362, a 2 PLL device with one MultiSynth. It can be programmed to drive the NB divider through either DSPLL P or DSPLL A. If DSPLL A is not used, consider using the Si5361 instead.
  • Page 9 ÷R 206420-008 Figure 8. Si5363 Detailed Block Diagram Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 10 3.1. Dividers The Si5361/62/63 has both fractional and integer frequency dividers. The block diagrams in Figures 6 and 7 show the location of each divider and how it fits into the signal flow for all the three devices. The ClockBuilder Pro soft- ware will choose the optimal divide values based on the frequency plan the user wishes to create.
  • Page 11 For more details of the holdover or free-run behavior, see the sections about free-run and holdover. 6. In the Si5361/62 where routing DSPLL P outputs through the Q dividers or Multisynths (NA or NB) is allowed, selecting Q dividers will provide the best performance, while selecting the Multisynths allows for greater frequency flexibility.
  • Page 12: Modes Of Operation

    Si5361/62/63 4. Modes of Operation Once initialization is complete, each of the PLLs of Si5361/62/63 operates independently in one of four modes: free-run, lock acquisition, locked, or holdover. Figure 9 shows the modes of operation. Each mode is explained in sections 4.2 through 4.5.
  • Page 13: Free-Run Mode

    XO_IN/XO_INb inputs instead of using XTAL at XA/XB. In the Si5362/63, the DSPLL P free-run frequency accuracy is the same as the Si5361. Additionally, when DSPLL A (and/or DSPLL B, Si5363) is in free-run, the outputs of that PLL will track DSPLL P input frequency. If DSPLL P has no valid input clock, the outputs of a free-running DSPLL A (and/or DSPLL B) will track the XTAL/XO frequency.
  • Page 14: Holdover Mode

    If ramped holdover exit is disabled, the holdover exit is governed either by (1) the PLL loop BW or (2) the PLL Fastlock bandwidth, when enabled. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 15: Digitally-Controlled Oscillator (Dco)

    The DCO function may be applied as follows: • For Si5361, the DCO can be applied to DSPLL P divider (MP) and to the Multisynth dividers NA and NB. • For Si5362, the DCO can be applied to DSPLL A divider (MA), DSPLL P divider (MP) and to the Multisynth divider NB.
  • Page 16 Note: ZDM cannot be used on a PLL when DCO is enabled on its M feedback divider. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 17: Reference Inputs

    Si5361/62/63 7. Reference Inputs Si5361/62/63 operates from either a fixed-frequency crystal (XTAL) connected to the XA, XB pins or an external crystal oscillator (XO) connected to the OSC pins. The internal oscillator (OSC) combined with a low cost external XTAL produces an ultra low jitter reference clock for the DSPLL. When using an external XO, it is important to...
  • Page 18: Input Clocks

    These inputs are used to compare input-to-output phase of reference inputs. PHRD_FB inputs can be used to com- pare an externally fed-back output of the Si5361/62/63 to an input of known phase. These inputs can use the same alarms such as LOS/OOF/PHMON as the other clock inputs but they are not assigned to a PLL.
  • Page 19 Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 20 8 kHz. On the Si536x, phase buildout can be enabled on a per DSPLL basis. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 21 Figure 14. Difference Between PBO and PPI Input Switching Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 22: Output Clocks

    AN1357: Si5360/61/62/63 Schematic Design and Board Layout Guide for detailed information on output clock terminations. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 23 As mentioned previously, it is Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 24: Output Enable/Disable

    (either VDDO3 or VDDO6). Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 25 Figure 16. Disabled Output Example: LVDS with Stop Low Setting Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 26: Status And Alarms

    - PLL Loop Filter Status: Ramp, Fast Lock, Initial Lock The Si5361/62/63 Device API has several commands useful to monitor the status of the input and DSPLLs. For a complete list of commands, see the Device API documentation available from ClockBuilder Pro.
  • Page 27 LOS alarm for each input clock. Additionally, the Long/Short period for each LOS alarm may be independently configured. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 28 On the other hand, the LOS indicator is a faster indicator of a major fault such as the input clock disappearing. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 29 ClockBuilder Pro. Note that the STHO setting will affect all PLLs assigned to that input. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 30: Pll Status

    Figure 22. Input Clock and Feedback Clock Frequency Difference (ppm) Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 31 Figure 23. Input Clock and Feedback Clock Phase Difference (ns) Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 32 11. GPIO (General Purpose Input/Output) The Si5361/62/63 has dedicated GPIO pins as well as dedicated serial interface pins. Each GPIO pin may be pro- grammed from a list of available functions. GPIO3 can be used as a GPIO pin, if not already used as A1 or SDO for the serial interface.
  • Page 33 Table 6. Clock Output GPI (OUTx) Shown with Power Supply Voltage (VDDOx) OUTx VDDOx OUT6/6b VDDO3 OUT11/11b VDDO5 Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 34: Serial Interface

    To recover, power cycle the device. 12. Serial Interface Configuration and operation of the Si5361/62/63 is controlled by using the Device API to communicate via the pri- mary I2C or SPI serial interface. The interface mode is stored in device non-volatile memory for automatic config- uration upon startup or reset.
  • Page 35 Figure 26. SPI 4-Wire Device API Command Write Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 36 After sending the Si5361/62/63 a command, the host controller needs to wait until the CTS (Clear to Send) bit is set before evaluating the reply or sending the next command. CTS is bit 7 of the Status byte, which is the first byte in the device response.
  • Page 37 Now, if the host controller needs to perform a write operation, then it continues sending data on the SDA line and if a read operation is performed, then the Si5361/62/63 device sends its data on the SDA line. Any number of data bytes may be transferred in single transaction.
  • Page 38 The Device API commands are dependent on the firmware version and are available from ClockBuilder Pro. Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 39 12.2.3. I C Read The host controller reads the response from the Si5361/62/63 device by reading from the MCU portal address: 0x0FF0. This address should be written with a little endian (LE) bit order. Note the Read Command is the same command value as the Write Command above.
  • Page 40 VDDA determines the maximum voltage for all other supplies except VDD18 which must always be 1.8V. None of the other supplies can be a higher voltage. Please note by way of example, that the Si5361/62/63 evaluation board generates a VDDHV = 3.3V by default for VDDIN, VDDA, and VDDIO.
  • Page 41: Low Power Mode

    13.7. Low Power Mode In Low Power Mode the analog core supply voltage (VDDA) of the Si5361/62/63 is set to 1.8V in order to reduce power consumption. VDDA must be greater than or equal to the highest voltage applied to the device; therefore, in Low Power Mode all voltage supplies must be powered from 1.8V, including the clock output driver supply volt-...
  • Page 42 A custom blank part has NVM that contains calibration data (trim) and metadata (device personality). When power is applied to a Si5361/62/63 custom blank part, it will not boot up or generate any output frequencies since it does not contain any firmware or user configuration data. An external CPU (or FPGA) should be used to write the firmware and user configuration to RAM before the part can complete booting up and generate output fre- quencies.
  • Page 43: Field Programming

    ClockBuilder Pro will restrict the user from entering an invalid combination of selections. The final configuration settings can be saved and written to an Si5361/62/63-EVB for a user to evaluate the frequency plan. The user can also test out the Device API interface via the ClockBuilder Pro EVB GUI. Once the frequency plan is finalized, the product firmware image and user frequency plan can be exported via ClockBuilder Pro into boot files.
  • Page 44: Revision History

    Updated formatting Revision 0.1 November, 2021 • Initial Release Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206420B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change without Notice March 21, 2023...
  • Page 45 Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the infor- mation contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein.

This manual is also suitable for:

Si5362Si5363

Table of Contents