ABB Relion 650 Series Engineering Manual page 15

1MRK 511 284-UEN B
IEC 61850 or Function ANSI
name
SCSWI
SXCBR
SXSWI
POS_EVAL
SELGGIO
QCBAY
LOCREM
LOCREMCTRL
Secondary system supervision
CCSRDIF
SDDRFUF
TCSSCBR
ZCPSCH 85
ZCRWPSCH 85
ZCLCPLAL
ECPSCH 85
ECRWPSCH 85
Logic
SMPPTRC 94
SPTPTRC 94
TMAGGIO
OR
INVERTER
PULSETIMER
GATE
XOR
LOOPDELAY
TimerSet
AND
SRMEMORY
RSMEMORY
ANDQT
ORQT
INVERTERQT
XORQT
SRMEMORYQT
RSMEMORYQT
TIMERSETQT
PULSETIMERQT
INVALIDQT
INDCOMBSPQT
Table continues on next page
650 series
Engineering manual
Function description
Switch controller
Circuit breaker
Circuit switch
Evaluation of position indication
Select release
Bay control
Handling of LR-switch positions
LHMI control of PSTO
Current circuit supervision
Fuse failure supervision
Breaker close/trip circuit monitoring
Scheme communication logic with delta based blocking scheme signal transmit
Current reversal and WEI logic for distance protection, 3-phase
Local acceleration logic
Scheme communication logic for residual overcurrent protection
Current reversal and weak end infeed logic for residual overcurrent protection
Tripping logic, common 3-phase output
Tripping logic, phase segregated output
Trip matrix logic
Configurable logic blocks, OR
Configurable logic blocks, inverter
Configurable logic blocks, PULSETIMER
Configurable logic blocks, controllable gate
Configurable logic blocks, exclusive OR
Configurable logic blocks, loop delay
Configurable logic blocks, timer
Configurable logic blocks, AND
Configurable logic blocks, set-reset memory
Configurable logic blocks, reset-set memory
Configurable logic Q/T, ANDQT
Configurable logic Q/T, ORQT
Configurable logic Q/T, INVERTERQT
Configurable logic Q/T, XORQT
Configurable logic Q/T, set-reset with memory
Configurable logic Q/T, reset-set with memory
Configurable logic Q/T, settable timer
Configurable logic Q/T, pulse timer
Configurable logic Q/T, INVALIDQT
Configurable logic Q/T, single-indication signal combining
© Copyright 2013 ABB. All rights reserved
Section 1
Introduction
9