Table of Contents
Advertisement
Reset
Circuit
RS
MPU
Interface
RW
E
DB4 to
DB7
Input/
Output
Buffer
DB0 to
DB3
GND
Vcc
OSC1
OSC2
CPG
Instruction
Register (IR)
Display
data RAM
(DDRAM)
80x8 bits
Instruction
Decoder
Address
Counter
Data
Register
(DR)
Busy
Flag
Character
Character
generator
generator
RAM
(CGRAM)
(CGROM)
64 bits
9,920 bits
Parallel/Serial converter
Attribute Circuit
V1
V2
-40-
Timing
Generator
16-bit
shift
registe
r
40-bit
40-bit
shift
latch
registe
circuit
r
Cursor
and
ROM
Blink
controller
and
V3
V4
V5
CL1
CL2
M
D
COM1 to
COM16
Common
Signal
Driver
SEG1 to
SEG40
Segment
Signal
Driver
LCD Drive
Voltage
Selector
Advertisement
Table of Contents
