Onkyo TX-RZ830 Service Manual page 88

11.2ch av receiver
Hide thumbs Also See for TX-RZ830:
Table of Contents

Advertisement

1
HDBT SECTION
BAHDM-2424(6/8)
E
NC
D
GNDDG
C
NC
B
A
1
2
HDI
NOT SUPPORTED
VS2000TX
Q9610
A
B2
A19
NS_19
NS_18
B3
A18
NS_20
NS_17
B4
A17
NS_21
NS_16
B5
A16
NS_22
NS_15
B7
A14
NS_24
NS_13
B8
A13
NS_25
NS_12
B9
A12
NS_26
NS_11
B10
A11
NS_27
NS_10
A2
B19
NS_1
NS_36
A3
B18
NS_2
NS_35
A4
B17
NS_3
NS_34
A5
B16
NS_4
NS_33
A7
B14
NS_6
NS_31
A8
B13
NS_7
NS_30
A9
B12
NC
NS_8
NS_29
A10
B11
NS_9
NS_28
B6
A15
NS_23
NS_14
A6
B15
NS_5
NS_32
C12
C7
NS_42
IPU
NS_40
D11
D6
NS_49
NS_44
D10
D5
NS_48
NS_43
D9
C4
NS_47
NS_37
D7
C5
NS_45
NS_38
D12
C8
NS_50
NS_41
D8
C6
NS_46
NS_39
D14
R9800
1k
HDII_CB_RTT_EXRES
GNDDG
SGMII
PHY
VS2000TX
Q9610
H
J1
SGMPHY_CKP
J2
SGMPHY_CKN
H1
SGMPHY_TXP
H2
SGMPHY_TXN
F1
SGMPHY_RXP
F2
SGMPHY_RXN
2
3
4
NC
VS2000TX
Q9610
B
L3
IPD
NC_7
K3
NC_3
IPD
L2
IPD
NC_6
K2
NC_2
IPD
M3
NC_11
IPD
K1
IPD
NC_1
N3
NC_16
IPD
L1
NC_5
IPD
N2
NC_15
IPD
M2
NC_10
IPD
P3
NC_21
IPD
M1
NC
NC_9
IPD
P2
NC_20
IPD
N1
NC_14
IPD
R3
NC_24
IPD
P1
NC_19
IPD
R2
NC_23
IPD
R1
NC_22
IPD
T2
NC_29
IPD
T1
NC_28
IPD
T3
NC_30
IPD
U2
NC_33
IPD
U1
NC_32
IPD
U3
V6
NC_34
IPD
NC_35 V7
NC
NC_36
K4
M17
NC_4
NC_12
L4
NC_8
USB
VS2000TX
Q9610
R17
NC_25
R19
NC_26 R20
NC_27
NC
R9675
T17
NC_31
IPU
1k
M18
NC_13
44.2ohm+/-1%
R9802
R9801
P18
USB_TXR_RKL
22
22
N20
F_+-1%
F_+-1%
NC_18
N19
NC
GNDDG
NC_17
GND_CHASSIS
GNDDG
GNDDG
GNDPOH
3
4
5
Schematic Diagrams
MII/RMII PHY
VS2000TX
Q9610
H4
R9812
1k
MII_TX_CLK
IPU
F4
MII_TX_EN
J4
MII_TXD[3]/GPIO[1]
IPU
J3
MII_TXD[2]/GPIO[0]
NC
IPU
H3
MII_TXD[1]
IPU
G4
+3.3V
MII_TXD[0]
IPU
R9428 10k
G3
MII_TX_ERR
IPU
R9803
1k
R9804
1k
R9752
R9805
1k
D2
MII_RX_CLK
1k
D4
R9806
1k
ST4
MII_RX_DV_ST4
IPU
D1
R9807
1k
ST3
MII_RXD[3]_ST3
IPU
C1
R9808
1k
ST2
MII_RXD[2]_ST2
IPD
R9809
1k
ST1
B1
MII_RXD[1]_ST1
IPD
C2
R9810
1k
ST0
MII_RXD[0]_ST0
IPD
D3
R9811
1k
MII_RX_ERR_ST5
IPD
C3
MII_CRS/GPIO[3]
IPU
E4
MII_COL/GPIO[2]
IPU
NC
E3
GNDDG
MII_MDC
IPU
F3
MII_MDIO
IPU
HDBaseT CONFIGURATION
<HW Strap Pins>
STRAP0
I2C_ADDR2
0
Host I/F via I2C
0
STRAP1
I2C_ADDR1
I2C adress={4'b0101:0,A2,A1,A0}
STRAP2
I2C_ADDR0
0
STRAP3
EtherPHY interface_SEL
0
<RMII_MODE[strap8,3]>
00:no USE
0
STRAP4
external FLASH type
<SPI_ROM>
0:SPI/1:I2C
STRAP5
BOOT_INT_EXT
1
<BOOT_ROM_EXT>
0:INT/1:EXT
FALSh memory size
0
2M
STRAP6
<STRAP10,7,6>
101:1MB(8Mbits)/110:2MB(16Mbits)
STRAP7
FALSh memory size
1
<STRAP10,7,6>
2M
STRAP8
EtherPHY interface_SEL
0
<RMII_MODE[strap8,3]>
00:no USE
STRAP9
I2C_page/block bit_SEL
0
<I2C memory>
page/block bit is Bit[16]
STRAP10
FALSh memory size
1
<STRAP10,7,6>
2M
0
STRAP11
MAC_interfaceType_SEL
<MAC interface type>RMII_MODE
0:RMII/1:SGMII>
IPU:INTERNAL PULL-UP 93kohm
IPD:INTERNAL PULL-DOWN 90kohm
DRX-4.2/5.2,DRX-7.1/R1.1,DRC-R1.1
5
6
E
E
D
C
B
A
6

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents