Sony Vaio VGN-S36C Service Manual page 8

Table of Contents

Advertisement

ADM1032ARM-REEL (ADI)
SYSTEM TEMPERATURE MONITOR
V
1
DD
D+
2
ADM1032
TOP VIEW
D–
3
(Not to Scale)
THERM
4
PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
Description
1
V
Positive Supply, 3 V to 5.5 V.
DD
2
D+
Positive Connection to Remote Temperature Sensor.
3
D–
Negative Connection to Remote Temperature Sensor.
THERM
THERM is an open-drain output that can be used to turn a fan on/off or throttle a CPU clock in the event of
4
an overtemperature condition. Requires pull-up to V
5
GND
Supply Ground Connection.
ALERT
6
Open-Drain Logic Output Used as Interrupt or SMBus Alert.
7
SDATA
Logic Input/Output, SMBus Serial Data. Open-drain output. Requires pull-up resistor.
8
SCLK
Logic Input, SMBus Serial Clock. Requires pull-up resistor.
ADM1032–SPECIFICATIONS
(T
= T
A
Parameter
Min
POWER SUPPLY
Supply Voltage, V
3.0
DD
Average Operating Supply Current, I
CC
Undervoltage Lockout Threshold
2.35
Power-On Reset Threshold
1
TEMPERATURE-TO-DIGITAL CONVERTER
Local Sensor Accuracy
Resolution
Remote Diode Sensor Accuracy
Resolution
Remote Sensor Source Current
Conversion Time
35.7
5.7
OPEN-DRAIN DIGITAL OUTPUTS
(THERM, ALERT)
Output Low Voltage, V
OL
High Level Output Leakage Current, I
OH
2
SERIAL BUS TIMING
Logic Input High Voltage, V
2.1
IH
SCLK, SDATA
Logic Input Low Voltage, V
IL
Hysteresis
SCLK, SDATA
SDATA Output Low Sink Current
6
ALERT Output Low Sink Current
1
Logic Input Current, I
, I
–1
IH
IL
Input Capacitance, SCLK, SDATA
Clock Frequency
SMBus Timeout
SCLK Clock Low Time, t
1.3
LOW
SCLK Clock High Time, t
0.6
HIGH
Start Condition Setup Time, t
600
SU:STA
Start Condition Hold Time, t
600
HD:STA
Stop Condition Setup Time, t
600
SU:STO
Data Valid to SCLK Rising Edge
100
Time, t
SU:DAT
Data Hold Time, t
300
HD:DAT
Bus Free Time, t
1.3
BUF
SCLK, SDATA Rise Time, t
R
SCLK, SDATA Fall Time, t
F
NOTES
1
See Table VI for information on other conversion rates.
2
Guaranteed by design, not production tested.
3
The SMBus timeout is a programmable feature. By default, it is not enabled. Details on how to enable it are available in the Serial Bus Interface section of this data sheet.
Specifications subject to change without notice.
FUNCTIONAL BLOCK DIAGRAM
ON-CHIP
TEMPERATURE
SENSOR
LOCAL TEMPERATURE
VALUE REGISTER
D+
ANALOG
A/D
MUX
CONVERTER
D–
BUSY
RUN/STANDBY
REMOTE TEMPERATURE
VALUE REGISTER
REMOTE OFFSET
REGISTER
EXTERNAL DIODE OPEN-CIRCUIT
ADM1032
V
GND
DD
SCLK
8
SDATA
7
ALERT
6
5
GND
.
DD
to T
, V
= V
to V
, unless otherwise noted.)
MIN
MAX
DD
MIN
MAX
Typ
Max
Unit
Test Conditions/Comments
3.30
5.5
V
1
170
215
µA
0.0625 Conversions/Sec Rate
5.5
10
µA
Standby Mode
2.55
2.8
V
V
Input, Disables ADC, Rising Edge
DD
2.4
V
0 ≤ T
≤ 100°C, V
±1
±3
°C
= 3 V to 3.6 V
A
CC
1
°C
60°C ≤ T
≤ 100°C, V
±1
°C
= 3 V to 3.6 V
D
CC
0°C ≤ T
≤ 120°C
±3
°C
D
0.125
°C
2
230
µA
High Level
2
13
µA
Low Level
142.8
ms
From Stop Bit to Conversion Complete
(Both Channels) One-Shot Mode with
Averaging Switched On
22.8
ms
One-Shot Mode with Averaging Off
(i.e., Conversion Rate = 32 or 64
Conversions per Second)
2
0.4
V
I
= –6.0 mA
OUT
2
0.1
1
µA
V
= V
OUT
DD
V
V
= 3 V to 5.5 V
DD
0.8
V
V
= 3 V to 5.5 V
DD
500
mV
mA
SDATA Forced to 0.6 V
ALERT Forced to 0.4 V
mA
+1
µA
5
pF
400
kHz
25
64
ms
Note 3
µs
t
between 10% Points
LOW
µs
t
between 90% Points
HIGH
ns
ns
Time from 10% of SDATA to 90%
of SCLK
ns
Time from 90% of SCLK to 10%
of SDATA
ns
Time for 10% or 90% of SDATA to
10% of SCLK
ns
µs
Between Start/Stop Condition
300
ns
300
ns
ADDRESS POINTER
REGISTER
CONVERSION RATE
REGISTER
LOCAL TEMPERATURE
LOW LIMIT REGISTER
LOCAL TEMPERATURE
HIGH LIMIT REGISTER
LIMIT
REMOTE TEMPERATURE
COMPARATOR
LOW LIMIT REGISTER
REMOTE TEMPERATURE
HIGH LIMIT REGISTER
LOCAL THERM LIMIT
REGISTER
EXTERNAL THERM LIMIT
REGISTER
CONFIGURATION
REGISTER
INTERRUPT
STATUS REGISTER
MASKING
SMBUS INTERFACE
SDATA
SCLK
AN12944A-VB (PANASONIC)
2ch SPEAKER AMPLIFIER
BLOCK DIAGRAM
PIN FUNCTION DESCRIPTION
Pin Function
Pin No.
Pin name
Function
1
MUTE L
Activist the Low Mute
2
MUTE H
Activist the High Mute
3
BIAS30
3V Bias Output
4
EVR_VTL
EVR Control Pin
5
SPIN R
SP Amp Rch Input
6
AMPO R
The amplifier output for the gain adjustment
7
GND
GND
8
AMP I R
The amplifier input for the gain adjustment
9
EVROUT_R EVR Rch Output
10
FILT1 R
Filter terminal 1
11
FILT2 R
Filter terminal 2
12
FILT3 R
Filter terminal 3
13
FILT SW
Filter ON/OFF Control
14
STB SW
Standby ON/OFF Control
15
AUDIN L
Rch Input
16
TC
The timing condenser for Precharge
17
GND
GND
18
VREG C
The VREG C terminal
19
VCC
VCC
20
BEEP IN
Beep Signal Input
21
VREF C
The VREF C terminal
22
AUDIN_L
Lch Input
23
BEEP ADJ
Beep signal level adjustment terminal
24
AGC SW
AGC ON/OFF Control
ALERT
THERM
VGN-S36C/S36GP/S36LP/S36SP/S36TP/S38CP/S52B/
S62PS/S62PSY/S62S/S350F/S350FP/S360/S360P/S370F
1-3
IC
Pin Function
Pin No.
Pin name
Function
25
FILT3 L
Filter terminal 3
26
FILT2 L
Filter terminal 2
27
FILT1 L
Filter terminal 1
28
EVROUT_L EVR Lch Output
29
AMP I L
The amplifier input for the gain adjustment
30
GND
GND
31
AMPO L
The amplifier output for the gain adjustment
32
SPIN_L
SP Amp Lch Input
33
DET C
AGC demodulation Pin
34
AGC MOD
AGC-ON Level Control
35
BIAS45
4.5V Bias Output
36
VREF SP
The VREG C terminal
37
GNDSP L
GND SP Lch
38
OUT_LN2
SP Amp Lch Output (-)
39
OUT LN1
SP Amp Lch Output (-)
40
OUT_LP2
SP Amp Lch Output (+)
41
OUT LP1
SP Amp Lch Output (+)
42
VCCSP L
VCC SP Lch
43
VCCSP R
VCC SP Rch
44
OUT RP1
SP Amp Rch Output (+)
45
OUT_RP2
SP Amp Rch Output (+)
46
OUT RN1
SP Amp Rch Output (-)
47
OUT RN2
SP Amp Rch Output (-)
48
GNDSP R
GND SP Rch
Confidential
(J/AM/AO)

Advertisement

Table of Contents
loading

Table of Contents