Table of Contents
Advertisement
Receive Signal Path
The receive data bits are received by the input driver U7 from the JVT Bus
J1(C16, A16) and sent to U2(77).
U2 processes the signal and routes it through various gate arrays on the chip.
U2(4) outputs the signal to the capacitor chip array CN3(7), and passes the
signal from (11) to Plug P2(16).
Assembly Board on J2(16) to U4(11). U4 provides the electrical interface for the
Paddle Board. The signal is sent back to the main assembly board via J4(4);
P4(4); and terminated on the Paddle Board TB1(2) as RCV DATA OUT.
Control Signals
Each port is accompanied by RS-232 transmit and receive control signals with a
maximum bandwidth of 300 bits/s. The primary function of the control signals
are to provide an uncommitted virtual wire between two LS DATA units. The
state of the receive control signal is determined by the following configuration
options:
1) End - To - End: The state asserted on the transmit signal is reflected
2) Loop back:
3) Set High:
4) Set Low:
XMT and RCV CONTROL signals are terminated on the Paddle Board TB1(4,5)
where they are sent to U2 in exactly the same manner as the data information.
Copyright GE Power Management 2001
The signal is then sent to the Interface
at the receive end of the corresponding control
signal.
The receive control signal reflects the state of the
local transmit control signal.
The receive control signal is set to a logic '1'; MARK
condition.
The receive control signal is set to a logic '0'; SPACE
condition.
342-86400-447PS
Issue 1
March 1994
Page 10
Advertisement
Table of Contents
