Technologic Systems TS-NVRAM2 Manual page 9

Table of Contents

Advertisement

Note: TS-ARM platforms only
MEM_SELECT
000
001
010
011
100
101
110
111
If the DECODE bit is clear, base addresses are as
follows.
Note: 8-bit mode only
MEM_SELECT
000
001
010
011
100
101
110
111
When in linear mode MEM_SELECT bit 0
determines the base address.
Bit 0,
MEM_SELECT
RSVD:
Reserved.
9
Base address
0x1180_0000
0x1181_0000
0x1182_0000
0x1183_0000
0x11B0_0000
0x11B1_0000
0x11B2_0000
0x11B3_0000
Base address
0xA0000
0xA8000
0xB0000
0xB8000
0xC0000
0xC8000
0xD0000
0xD8000
Memory
Width
0
16
1
16
Base Address
0x2A80_0000
0x2AA0_0000

Advertisement

Table of Contents
loading

Table of Contents