Table of Contents
Advertisement
Pin No.
Mark
I/O
Function
53
PCK
-
PLL extraction clock output (fPCK
= 4.321 MHz during normal
playback)
(Not connected, open)
54
VCOF2
I/O
VCO Loop filter for 33.8688MHz
conversation terminaal for 16.9344
MHz crystal mode, must use other
circuit
55
SUBC
-
Sub-code serial data output (Not
connected, open)
56
SBCK
I
Clock input for sub-code serial
data
57
VSS
-
GND
58
X1 IN
I
Crystal oscillating circuit input (f =
16.9344MHz)
59
X2 OUT
O
Crystal oscillating circuit input ( f =
16.9344MHz)
60
VDD
-
Power supply input ( for oscillating
circuit)
61
BYTCK
-
Byte clock output (Not connected,
open)
62
/CLDCK
-
Sub-code frame clock signal output
(fCLDCK = 7.35 kHz during normal
playback)
63
FCLK
-
Crystal frame clock signal output
(fCLK = 7.35 kHz, double = 14.7
kHz)
64
IPFLAG
-
Interpolation flag output ("H" :
Interpolation) (Not connected,
open)
65
FLAG
-
Flag output (Not connected, open)
66
CLVS
-
Spindle servo phase synchronizing
signal output ("H" : CLV, "L" :
rough servo) (Not connected,
open)
67
CRC
-
Sub-code CRC checked output
("H" :OK, "L":NG) (Not connected,
open)
68
DEMPH
-
De-emphassis ON signal output
("H" :ON) (Not connected, open)
69
RESV
-
Frame re-synchronizing signal
output (Not connected, open)
70
IOSEL
I/O
Mode Switching Terminal
71
/TEST
I
Test input
72
AVDD1
I
Power supply input (for analog
circuit)
73
OUTL
I
Left channel audio signal output
74
AVSS1
I
GND
75
OUTR
O
Right channel audio signal output
76
RSEL
I
RF signal polarity assignment input
(at "H" level, RSEL="H", at "L"
level, RESL = "L")
77
IOVDD
I
5V supply input
78
DIDATA
I
Test terminal (connected to Gnd)
79
DILRCK
I
SMCK osillating frequency
designation input ("L":4.2336 MHz,
"H":8.4672 MHz)
80
DISCK
I
SUBQ output mode select ("H":Q-
code buffer mode)
20.3. IC7003 (AN8739SBTE2) Focus
Coil/ Tracking Coil/ Traverse
Motor/ Spindle Motor Driver
Pin No.
Mark
I/O
1
/RST
O
2
NC
-
3
IN2
I
4
PC2
I
5
NC
-
All manuals and user guides at all-guides.com
Function
RESET output terminal
N.C.
Motor drive (2) input
Turntable motor drive signal ("L"
:ON)
N.C.
Pin No.
Mark
I/O
6
IN1
I
7
PVCC1
-
8
PGND1
-
9
PGND1
-
10
D1-
-
11
D1+
O
12
D2-
O
13
D2+
O
14
D3-
O
15
D3+
O
16
D4-
O
17
D4+
O
18
NC
O
19
PGND2
-
20
PVCC2
-
21
VCC
-
22
VREF
-
23
IN4
-
24
IN3
-
25
RSTIN
I
26
NC
I
20.4. IC2801 (MN101C30AEB)
Mechacon IC
Pin No.
Mark
1
MX/UX
2-5
N.C.
6
VREF+
7
VDD
8
OSC2
9
OSC1
10
VSS
11
VSS
12
XI
13
XO
14
MMOD
15
KCMND
16
FLAG
17
NC
18
SUBQ
19
SQCK
20
ESS_RST
21
MICON_RST
22
CD_PCNT
23
EE_CS
24
EE_DATA
25
EE_CLK
26
/MCS
27
BLKCK
28
DC_DET
29-31
NC
32
DSA_STRB
33
DSA_DATA
34
DSA_CLK
35-48
N.C.
49
RESTSW
91
SA-VK31EE
Function
Motor driver (1) input
N.C.
Power supply (1) for driver
Ground connection (1) for driver
N.C.
Motor driver (1) reverse-action
output
Motor driver (1) forward-action
output
Motor driver (2) reverse-action
output
Motor driver (2) forward-action
output
Motor driver (3) reverse-action
output
Crystal oscillating circuit input (f =
16.9344MHz)
Motor driver (4) reverse-action
output
Motor driver (4) forward-action
output
N.C.
Ground connection (2) for driver
Power supply (2) for driver
N.C.
Power supply terminal
Reference voltage input
Motor driver (4) input
Motor driver (3) input
I/O
Function
-
Not used (GND)
-
Not used (GND)
-
A-D Converter + V reference
voltage
-
Power supply (+5V)
I
Oscillation Input
I
Oscillation Input
-
Analog Ground
-
Not used
-
Not used
-
Not used (GND)
-
Not used (GND)
-
Not used (GND)
-
Not used (GND)
-
Not used (GND)
I
CD Servo LSI sub-code data
O
Clock for reading CD servo LSI
sub-code
O
ESS Chip Reset
I
Reset Input
-
Not used (GND)
I/O EEPROM Chip Select
I/O EEPROM Data
I/O EEPROM Clock
-
Not used (GND)
I
Block Clock used for reading
sub-code data
-
Not used (GND)
-
Not used (GND)
I/O Strobe line for DSA
I/O Data line for DSA
I/O Acknowledge line for DSA
-
No connection
I
CD pickup head limit switch input
Advertisement
Table of Contents
