Front View Of The Tte-Switch A664 Lab V2.0; Rear View Of The Tte-Switch A664 Lab V2.0 - TTE Tech A664 Lab v2.0 User Manual

2. OVERVIEW
2.3 Functional features
• Full line speed switching capability
• The switch supports partitioning between three traffic classes on each port:
a) Rate-constrained traffic (full compliance with ARINC 664 part 7 [2]),
b) Time-triggered traffic (SAE AS 6802 [7]), and
c) Best-effort traffic (IEEE 802.3-2005 [6])
• 32 MB of memory
• 256 Mbit Flash memory for storing switch configurations
• Application CPU for management functions
• Configuration data programmable via ARINC 615A [1]/TFTP
• Built-in self-tests (BISTs) for health monitoring
• Monitoring faulty/healthy switch state through SNMP
• Pin programming support
• External adapter with 12 dip switches for pin programming (including parity) and mode selection.
Supported network standards
• The switch forwards best-effort traffic in compliance with IEEE 802.3-2005 [6] (switching). The switch
has a maximum internal non-blocking port-to-port latency of 2 µs for 1 Gbit/s ports, 20 µs for 100 Mbit/s
ports, and 200 µs for 10 Mbit/s ports. This is for a frame size of 1518 bytes, sent as best-effort (BE)
traffic. The switch allows limiting best-effort traffic for each ingress and egress port.
• The switch forwards VLAN-tagged frames according to IEEE 802.1Q [4] (VLAN core capabilities).
NOTE
The switch does not implement port-based VLANs (edge switch). This means that the switch cannot
add VLAN tags to frames coming in on a specific port. The switch does not implement content-based
VLANs (e.g., based on IP addresses or TCP/UDP ports).
The switch supports static VLAN routing according to a configuration table. VLAN frames will be
accepted and routed only to the configured switch ports. VLANs are processed with a higher priority
than BE frames without a VLAN tag. The switch routes VLAN frames according to the priority specified
in the VLAN field. Frames with the same VLAN priority are processed on the basis of the incoming
switch port number. VLAN frames with the same priority are handled in a similar way as RC frames
with the same priority. Frames from Port 1 have priority over frames from Port 2. The switch can
store VLAN frames in a separated buffer space. Depending on the respective configuration, BE and
VLAN frames cannot share the same buffer space. Frames that contain a VLAN tag that is not in
the list of the configured VLAN IDs are routed according to a default VLAN route. A default VLAN
© TTTech Computertechnik AG 2020. All rights reserved.
Confidential and Proprietary Information
Figure 3: Front view of the TTE-Switch A664 Lab v2.0
Figure 4: Rear view of the TTE-Switch A664 Lab v2.0
8
Document Number:
D-A664Lab-G-05-001