Toshiba SD-2550A Service Manual page 86

Table of Contents

Advertisement

Table 3-5-5 ZR36732 (4/5)
Pin
Name
No.
SDRAM interface (35 pins)
68,
RAMDAT
SDRAM bidirectional data bus.
70,
[15:0]
72,
74
|
76,
78,
79,
81,
82,
84,
85,
87,
88,
90,
91
41,
RAMADD
SDRAM address bus output.
42,
[11:0]
43,
45
|
48,
50,
51,
53
|
55
60
RAMRAS#
SDRAM row selection (active: low) output.
61
RAMCAS#
SDRAM column selection (active: low)
output.
66
PCLK
SDRAM clock output (same as internal
process clock).
64
RAMDQM
SDRAM data masking (active: high) output.
57
RAMCS0#
SDRAM chip select (active: low) output.
Lower 2 Mbyte device.
59
RAMCS1#
SDRAM chip select (active: low) output.
Upper 2 Mbyte device.
62
RAMWE#
SDRAM write enable (active: low) output.
TEST signal (3 pins).
125
SCNENBL
Test pin. Connect to GNDP in normal use.
129
TESTMODE
Test pin. Connect to GNDP in normal use.
112
ICEMODE
Test pint Connect to VDDP in normal use.
Power supply signal (49 pins).
10,
GNDP
GND for 3.3V digital power supply.
40,
49,
56,
65,
69,
80,
86,
97,
128,
146
3,
VDDP
3.3V digital power supply.
16,
26,
38,
44,
52,
58,
67,
71,
77,
83,
89,
94,
98,
126,
135,
140
Function
3-27
Table 3-5-5 ZR36732 (5/5)
Pin
Name
No.
19,
VDDIP
3.3V digital power supply.
99
132
GNDAAM
GND for PLL power supply of 3.3V AMCLK
generation.
130
VDDAAM
PLL power supply for 3.3V AMCLK
generation.
14,
GNDC
GND for 1.8V digital power supply.
35,
73,
114,
144
63,
VDDC
1.8V digital power supply.
12,
33,
116,
142
123
GNDA
GND for PLL power supply of 1.8V internal
clock generation.
121
VDDA
PLL power supply for 1.8V internal clock
generation.
104
VDDD
Analog power supply for 3.3V video DAC.
101,
GNDDAC
GND for analog power supply of 3.3V video
107,
[D, B, P, S]
DAC.
109,
110
Function

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sd-2550hSd-2550t

Table of Contents