Section 6. Processors; Overview / Description; Features - Dell POWEREDGE R610 Technical Manualbook

Dell server user manual
Hide thumbs Also See for POWEREDGE R610:
Table of Contents

Advertisement

Dell™ PowerEdge™ R610 Technical Guidebook

sectiOn 6. PROcessORs

A. Overview / Description
The Intel
5500 series 2S processor (Nehalem - Efficient Processor (EP)), is the microprocessor
®
designed specifically for servers and workstation applications. The processor features quad-core
processing to maximize performance and performance/watt for data center infrastructures and highly
dense deployments. The Nehalem-EP 2S processor also features Intel's Core™ micro-architecture and
Intel 64 architecture for flexibility in 64-bit and 32-bit applications and operating systems.
The 5500 series 2S processor (Nehalem EP) utilizes a 1366-contact Flip-Chip Land Grid Array (FC-LGA)
package that plugs into a surface mount socket. PowerEdge R610 provides support for up to two 5500
series 2S processors (Nehalem EP).
nehalem-eP 2s
PROcessOR
Cache Size
Multi-processor
B. Features
Key features of the 5500 series 2S processor (Nehalem EP) include:
• F our or two cores per processor
• T wo point-to-point QuickPath Interconnect links at up to 6.4 GT/s
• 1 366-pin FC-LGA package
• 4 5 nm process technology
• N o termination required for non-populated CPUs (must populate CPU socket 1 first)
• I ntegrated three-channel DDR3 memory controller at up to 1333MHz
• C ompatible with existing x86 code base
• M MX™ support
• E xecute Disable Bit Intel Wide Dynamic Execution
• E xecutes up to four instructions per clock cycle
• S imultaneous Multi-Threading (Hyper-Threading) capability
• S upport for CPU Turbo Mode (on certain SKUs)
• I ncreases CPU frequency if operating below thermal, power, and current limits
• S treaming SIMD (Single Instruction, Multiple Data) Extensions 2, 3, and 4
• I ntel 64 Tecnology for Virtualization
• I ntel VT-x and VT-d Technology for Virtualization
• D emand-based switching for active CPU power management as well as support for ACPI
P-States, C-States, and T-States

featuRes

32KB instruction, 32KB data, 4 or 8MB (shared)
1-2 CPUs
Support
Package
LGA1366
Table: Nehalem-EP Features
21

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents