Schematic Diagram - Digital Board (1/4) - Sony STR-DH700 Service Manual

Multi channel av receiver
Hide thumbs Also See for STR-DH700:
Table of Contents

Advertisement

STR-DH700
5-27. SCHEMATIC DIAGRAM — DIGITAL BOARD (1/4) —
1
2
DIGITAL BOARD (1/4)
A
B
3.3
IC2022
IC2022
BA33BC0FP-E2
+3.3V REG
4.6
C
L
C2230
C2225
10
*CN2103
50V
4P
0.1
+5V
1
THERMAL SENSOR
JL2217
GND
2
BOARD
JL2203
CN250, CN270
THERMAL1
3
JL2204
(Page 53)
THERMAL2
4
JL2205
CN2102
10P
+5V GND
10
D
JL2207
+5V
9
K
JL2206
SW PROTECT
8
JL2075
SUB-T (CEC)
7
JL2076
STANDBY
STOP(AC OFF DET)
6
JL2074
DCDC BOARD
POWER RY
5
CN970
JL2073
+4V
4
(Page 39)
JL2072
GND
3
JL2071
+6.5V
1
JL2070
E
IC2021
IC2021
KIA7809API-U/PF
+9V REG
15
C2150
0.47
0.7
F
9.6
C2149
47
25V
FB2009
0uH
G
*CN2204
(AEP,UK MODEL)
11P
JL2069
L CH
1
TN1
LCH OUT
1
JL2068
ANTENNA
VCC +9V
2
VCC
2
JL2067
RCH OUT
3
RCH
3
JL2066
FM 75Ω
GND
4
GND
4
COAXIAL
JL2065
SD
5
5
RDS SIGNAL
JL2064
CE
6
TUNER CE
6
JL2063
DI
7
TUNER DI
7
AM
JL2062
CL
8
TUNER CL
8
JL2061
DO/ST/SD
9
9
TUNER DO
JL2060
H
RDS INT
10
RDS INT
10
JL2059
RDS DATA
11
RDS DATA
11
*CN2205
(US,CND MODEL)
9P
TN1
LCH OUT
1
L_CH
1
VCC
2
ANTENNA
VCC +9V
2
RCH OUT
3
R_CH
3
FM 75Ω
GND
4
GND
4
COAXIAL
SD
5
SD
5
CE
6
TUNER CE
6
I
DI
7
TUNER DI
7
AM
CL
8
TUNER CL
8
DO/ST/SD
9
TUNER DO
9
J
STR-DH700
• Refer to page 17 for Circuit Boards Location.
3
4
5
FB2017
FB2015
C2154
470
10V
C2153
0.47
C2156
470
10V
5
IC B/D
IC2013
IC2009
IC2013
IC2009
MM1665ATRE
+5V REG
SI-3033KM-TLS
+3.3V REG
C2159
100
C2155
3.3
6.3
10V
0.47
SENSE
5
3.3
VOUT
4
C2158
0.1
6
GND
3
4.3
FB2025
VIN
2
0uH
C2157
E
1
22
5
50V
THERMAL1
SUB_T
R2116
4.7k
R2115
8.2k
FUSE_DETECT
HDMI_ERROR
HDMI_UART_TX
HDMI_RESET
HDMI_REG_CNTRl
DSP_SELECT
DAC/DIRCLK
R2113
1k
DAC/DIR_DI
R2112
1k
6
7
8
0uH
0uH
*1
2.2K
(AEP, UK)
0
(US, CND)
*R2148
10k
*R2147
10k
R2146
10k
RB2007
10k
(AEP, UK, MODEL)
*R2141
*R2278
1k
10k
*R2140
47k
*1
C2220
47
C2221
0.9
0.8
0.9
0
0
2.8
3.3
25V
0.1
120
119
118
117
116
115
FB2002
0uH
R2204
0
100
COM CLK
1
R2205
0
100
2
COM DATA
R2275
0
100
3
FL RESET / S-air Sur Sel
R2207
0
2.2k
4
HP RY
R2208
0
10k
HP DETECT
5
R2209
3.2
2.2k
6
BRIDEGEBLE RY
R2220
3.2
10k
7
FL LAT
3.2
FL CLK
8
0
FL DATA
9
C2189
3.2
R2210
10k
0.01
10
TUNING A/MULTI ST
C2183
3.3
R2211
10k
0.01
11
TUNING B/NIGHT MODE
C2184
0
R2212
100
0.01
12
TUNER LAT
C2185
0
R2213
10k
0.01
13
TUNER DI(MICOM TO TUNER)
C2186
0
R2214
1k
0.01
14
TUNER CLK
3.3
R2216
100
15
TUNER DO(TUNER TO MICOM)
R2215
3.3
R2217
100
10k
16
HDMIREG CTRL
C2187
0
R2218
100
0.01
17
DSP SEL
0
18
VSS
C2033
0.1
RB2005
19
VCC
100
C2190
3.3
0.01
20
RDS DATA
C2191
2.6
220p
21
V SW4
C2192
0
220p
22
V SW3
C2193
0
0.01
23
V SW2
C2194
0
0.01
24
V SW1
C2196
0
0.01
25
COMP S1
C2197
3.3
0.01
26
COMP S2
C2198
0
0.01
27
PS(V MUTE)
RB2006
3.3
100
28
CEC OUT
0
29
FUSE DETECT
3.8
30
HDMI ERR
3.1
31
32
33
34
35
36
3.2 0
3.2
0 0
3.3
0
DIR_XMODE
DIR_CLKS T
DIR_CE
DIR_DO
DIR_ERR
HDMI_FSRATE
1
DIGITAL BOARD
(3/4)
(Page 46)
44
44
9
10
11
12
C2162
100p
C2161
100p
C2160
100p
R2229
100
C2209
R2193
0.01
22
C2229
C2223
4.7
0.1
R2187
10k
3.3
3.3
3.3
3.3
0
0
1.7
3.3
3.3
3.3
3.3
0
3.3
3.3
0
0
3.3
3.3
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
R2185
100
3.3
HDMI_UART_TX
90
3.3
HDMI_UART_RX
89
*R2273
R2186
0
10k
100
CEC IN
88
3.3
SAIR INT
87
[92] HDMI RESET
2.2
RDS INT
86
3.3
POWER KEY
85
3.3
SIRCS_IN
84
0
STOP
83
2.7
DCAC_DSP_IN
82
0
DSPINT
81
3.3
VOL_JOG(2A)
80
3.3
79
VOL_JOG(2B)
0
EEPROM CLK
78
3.3
C2188
VCC
77
0.1
0
VSS
76
IC2007
0
DSP SPICLK
75
*IC2007
0
MB91353APMT-G-123E1
DSP MOSI
74
SYSTEM CONTROL
3.3
DSP MISO
73
3.2
72
SB/Bi-Amp RY
RB2004
3.2
2.2k
C/SW/S/SB RY
71
3.3
SW Preout PY
70
3.3
FRONT A RY
69
*R2272
*R2249
3.3
10k
100
68
SAIR DET
0
*R2248
SIAR RESET/SW_PROTECT
67
3.3
SAIR ADC SEL
66
3.3
R2037
0
DSP SPDIDS(LAT)
65
3.3
R2169
DSP RESET
64
0
DIR_DATAO
63
R2246
3.3
100
5
RESET_TRG
62
*R2247
0
X1A
61
*R2250
C2228
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
4.7
3.3 3.2
0
3.3 3.3
0
3.3
0
3.2
0
3.3 3.3 1.7 3.3
0
0 0
3.2
3.3
1.4 1.4
0 0
C2182
0.1
X2000
12.5MHz
13
14
15
A1
3
A2
STOP(AC OFF DET)
DIGITAL
BOARD
(2/4)
(Page 45)
VCC
FL_RESET
FLASH1
FLASH2
EEPROM DATA
CEC IN
RB2000
100
STOP
R2180
10k
R2179
10k
EEPROM CLK
R2178
100
R2177
100
100
0
RESET_TRG
100
10k
VCC
GND
INIT
MD2
CEC_OUT
DAC/DIR_DI
D2019
DAN222-TL
D2025
MA2J1110GLS0
D2017
DAN222-TL
HP DETECT
HP RY
C/SW/SUR RY
SW PREOUT RY
FRONT A RY
SBL/SBR/Bi-Amp RY
BRIDGEABLE RY
2
DIGITAL BOARD
(4/4)
(Page 47)

Advertisement

Table of Contents
loading

Table of Contents