Table of Contents
Advertisement
SA-BX500EB / SA-BX500EE / SA-BX500EG
SCHEMATIC DIAGRAM - 8
I
B
DSP CIRCUIT
: +B SIGNAL LINE
J
LB3007
J0JGC0000020
R3023
4.7K
48
47
46
45
44
43
42 41
IC3002
RFKWFDE001AA
FLASH ROM
K
1
2
3
4 5
6 7
L
B1DHDD000029
D+1.2V REGULATOR
M
1
D
D
2
G
3
R3603
LB3601
C3616
N
6.3V1000
J0JHC0000032
VIN
1
V5/PWON
2
3
VREF/SS
4
CC
R3602 C3604
22K
15P
IC3601
C0DBAKG00007
DC-DC CONVERTER
O
D3602
B0ECKM000016
R3601
1K
P
1
2
3
: MAIN SIGNAL LINE
: AUDIO SIGNAL LINE
C3020
0.1
40 39
38
37
36
35
34
33 32
31 30
29
28 27
26 25
50
49
48
47 46
IC3003
C3ABMG000238
SDRAM
8
9
10 11
12
13
14 15
16
17
18
19
20
21
22
23
24
1
2
3
4 5
C3028
C3067
0.1
0.01
D3604
MAZ80510ML
Q3601
D3603
QR3601
MAZ802400L
B1GBCFJJ0001
D
6
L3602
LB3602
DC DETECT
G1A220G00006
J0JHC0000032
D
5
S
4
0.047
CS
8
EXT
7
GND
6
FB
5
IC3602
C0DBZYY00018
D+3.3V REGULATOR
D3.3V
8
VIN
VO
1
7
NC
NC
2
6
NC
GND
3
C3611
470P
5
CONT
CN
4
4
5
6
C3031
C3036
0.1
0.1
45
44
43 42
41
40 39
38
37
36
35
34 33
32
31
30 29
28
27 26
IC3004
C3ABMG000238
SDRAM
6 7
8
9
10 11
12
13
14 15
16
17
18
19
20
21
22
23
24 25
C3043
0.1
C3061
0.1
C3032
C3038
LB3005
LB3006
0.1
0.1
J0JGC0000020
J0JGC0000020
D1.2V
7
8
9
92
C3062
C3064
0.1
0.1
50
49
48
47 46
45
44
43 42
41
40 39
38
37
36
35
34 33
32
31
30 29
28
27 26
1
2
3
4 5
6 7
8
9
10 11
12
13
14 15
16
17
18
19
20
21
22
23
24 25
C3063
C3065
C3066
0.1
0.1
0.1
1/6
2/6
3/6
4/6
5/6
6/6
SA-BX500EB/EE/EG
10
11
12
TO DSP
SECTION (1/6)
3
P2
P1
TO DSP
SECTION (5/6)
4
DSP CIRCUIT
13
14
Advertisement
Table of Contents
