Table of Contents
Advertisement
SA-BX500EB / SA-BX500EE / SA-BX500EG
15
16
17
SCHEMATIC DIAGRAM - 20
E
PANEL CIRCUIT
1
2
P2
TO PANEL
SECTION (1/2)
P1
P3
15
16
17
18
19
20
: +B SIGNAL LINE
: -B SIGNAL LINE
: MAIN SIGNAL LINE
A2BB00000156
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
44 43
42
41 40
39 38
37
36
35
34
MULTI_CH_LED
1
33
DD+_LED
2
LED2
GR11
32
[1] LED1
[33] GR10
DDTRUEHD_LED
3
GR12
31
LED3
DTSHD_LED
4
LED4
VEE
30
R504
56K
5
OSC
SEG16
29
IC501
6
DOUT
C0HBB0000057
SEG15
28
C510
100P
FL_DIN
R501
1K
FL DISPLAY DRIVER
7
DIN
SEG14
27
FL_CLK
R502
1K
8
CLK
SEG13
26
FL_STB
R503
1K
9
STB
SEG12
25
[11] K2
[23] SEG10
10
K1
SEG11
24
11
23
12
13
14
15
16 17
18
19
20
21
22
IR501
B3RAD0000146
REMOTE CONTROL SENSOR
G1
G2
1
2
3
C563
0.1
C562
16V10
18
19
20
21
22
23
: MIC SIGNAL LINE
: VIDEO SIGNAL LINE
: AUDIO SIGNAL LINE
FL501
FL DISPLAY
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
QR501
QR502
UNR521M00L
UNR521M00L
BUFFER
BUFFER
2GD
1GD
P1
P2
P3
P4
P5
P6
P7
KEY1
S504
S501
POWER
SPEAKERS B
S502
SPEAKERS A
VR501
K9AA012A0004
INPUT SELECTOR JOG
S503
SURROUND
3
2
1
C561
C560
100P
100P
21
22
23
104
24
25
26
JW501*
1
FL GND
45
48
49
2
FL -VP
3
FL_+5V
4
FL_0V
D+5V
5
D+5V
SYS6V
6
SYS6V
7
D+3.3V
C527
1000P
DGND
JWA502*
3
HPOUT-R
2
HPOUT-GND
1
HPOUT-L
PA501
A-7.5V
LB501
0
30
A-7.5V
A+7.5V
LB502
0
29
A+7.5V
BK+3.3V
LB503
0
28
BK+3.3V
LB504
0
27
HPOUT-L
LB505
0
26
HPOUT-GND
LB506
0
HPOUT-R
25
MIC_DET
LB507
0
24
MIC DET
AGND
23
AGND
REMOTE
LB508
0
22
REMOTE
FL_DIN
LB509
0
21
FL DATA IN
FL_CLK
LB510
0
20
FL CLK
FL_STB
LB511
0
19
FL STB
18
DGND
LED_CONTROL
LB512
0
17
LED CONTROL
STB_LED
LB513
0
16
STANDBY LED
WL_SURR
LB514
0
15
WL_SURR LED
LPCM_LED
LB515
0
14
LPCM_MULTI LED
BIAMP_LED
LB516
0
13
BIAMP_LED
SETUP_LED
LB517
0
12
SETUP LED
DGND
11
DGND
10
KEY_GND
KEY1
LB518
0
9
KEY1
LB519
0
8
KEY2
SEL_ENC1
LB520
0
7
SEL ENC1
SEL_ENC2
LB521
0
6
SEL ENC2
LB522
0
5
VOL ENC1
LB523
0
4
VOL ENC2
SURR_LED
LB524
0
3
SURROUND LED
WL_MR
LB525
0
2
WL_M.Room LED
1
DGND
JWA503*
1
VOL ENC1
2
VOL ENC2
3
DGND
KEY_GND
4
KEY_GND
5
KEY2_ENT
1/2
2/2
SA-BX500EB/EE/EG
24
25
26
27
28
A
B
C
TO
MAIN(CPU)
CIRCUIT
(PB502)
IN SCHEMATIC
DIAGRAM - 18
C
G
TO
HEADPHONE
CIRCUIT
(JWB502*)
IN SCHEMATIC
D
DIAGRAM - 24
1
E
C
TO
MAIN(CPU)
CIRCUIT
(PB501)
IN SCHEMATIC
DIAGRAM - 18
F
30
K
TO
G
VOLUME CIRCUIT
(JWB503*)
IN SCHEMATIC
DIAGRAM - 24
PANEL CIRCUIT
H
27
28
Advertisement
Table of Contents
