Post Codes; Post Code Range - Acer Aspire 5333 Service Manual

Post Codes

The following are the InsydeH2O™ Functionality POST code tables. The components of the
POST code table includes: SEC phase, PEI phase, DXE phase, BDS phase, CSM functions,
S3 functions and ACPI functions.

POST Code Range

Table 4-2. POST Code Range
Phase
SEC
PEI
DXE
BDS
SMM
S3
ASL
PostBDS
InsydeH2ODDT™ Reserve
OEM Reserve
Reserved
Table 4-3. SEC Phase POST Code Table
Functionality Name
(Include\PostCode.h)
SEC_SYSTEM_POWER_ON
SEC_BEFORE_MICROCODE_PATCH
SEC_AFTER_MICROCODE_PATCH
SEC_ACCESS_CSR*
SEC_GENERIC_MSRINIT*
SEC_CPU_SPEEDCFG*
Troubleshooting
POST Code Range
0x01 - 0x0F
0x70 - 0x9F
0x40 - 0x6F
0x10 - 0x3F
0xA0 - 0xBF
0xC0 - 0xCF
0x51 – 0x55
0xE1 – 0xE4
0xF9 – 0xFE
0xD0 – 0xD7
0xE8 – 0xEB
0xD8 – 0xE0
0xE5 – 0xE7
0xEC – 0xF8
Phase
SEC
SEC
SEC
SEC
SEC
SEC
Post Description
Code
01 CPU power on and switch to
Protected mode
02 Patching CPU microcode
03 Setup Cache as RAM
04 PCIE MMIO Base Address
initial
05 CPU Generic MSR
initialization
06 Setup CPU speed
0
0
4-25