Download Print this page

Advertisement

Quick Links

1
Introduction
The 551013116-001 evaluation board, is designed to aid in the characterization of Texas Instruments
LMV551 3 MHz, low voltage, low power, RR output op amp, that is available in the 5-Pin SC70 package.
The board layout allows for either inverting gain or non-inverting gain configurations. Use the evaluation
board as a:
Guide to high frequency layout
Tool to aid in device testing and characterization
2
Basic Operation
Figure 1
shows the basic configuration that allows either inverting gain or non-inverting gain operation.
The input signal is brought into the board through SMA connectors for either the inverting or non-inverting
input of the amplifier.
For non-inverting operation, the closed-loop gain is:
Non-Inverting gain: 1+
The value of the feedback resistor, R
All trademarks are the property of their respective owners.
SNOA492A – July 2007 – Revised April 2013
Submit Documentation Feedback
AN-1662 LMV551 Evaluation Board
R
F
R
+ R
G
T
, has a strong influence on AC performance.
F
+V
1
+V
CC
-IN
5
1
+
U1
R
IN
3
-
2
+IN
R
G
R
T
1
-V
CC
-V
Figure 1. Evaluation Board Schematic
Copyright © 2007–2013, Texas Instruments Incorporated
SNOA492A – July 2007 – Revised April 2013
CC
C2
C6
C5
OUT
R
OUT
4
C
L
R
F
C4
C3
C1
CC
AN-1662 LMV551 Evaluation Board
User's Guide
(1)
1

Advertisement

loading
Need help?

Need help?

Do you have a question about the AN-1662 LMV551 and is the answer not in the manual?

Questions and answers

Summary of Contents for Texas Instruments AN-1662 LMV551

  • Page 1 AN-1662 LMV551 Evaluation Board Introduction The 551013116-001 evaluation board, is designed to aid in the characterization of Texas Instruments LMV551 3 MHz, low voltage, low power, RR output op amp, that is available in the 5-Pin SC70 package. The board layout allows for either inverting gain or non-inverting gain configurations. Use the evaluation board as a: •...
  • Page 2 6. Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance. 7. Minimize all trace lengths to reduce series inductances. Evaluation Board Figure 2. Layer 1 AN-1662 LMV551 Evaluation Board SNOA492A – July 2007 – Revised April 2013 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated...
  • Page 3 Evaluation Board www.ti.com Figure 3. Layer 2 SNOA492A – July 2007 – Revised April 2013 AN-1662 LMV551 Evaluation Board Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated...
  • Page 4 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.