Table of Contents
Advertisement
A13
A15
A16
C3914
C3915
50V1
50V1
39
38
37
36
35
EXTEMAL
BUF
CONTROL4
LPF
A
B
LPF
BUF
C
MUTE
A
B
Lch
C
BUF
D
MUTE
A
B
LPF
BUF
C
EXT MUTE CONTROL
MUTE
(HLCH
OPEN LOW
POWER SAVE
(HLCH
SW3B)
OPEN LOW
NORMAL1
GAIN CTL
(0.6dB)
VIDEO SW3
CLAMP
R
6
7
8
9
10
73 10K
C3930
0.01
72 10K
R3985
R3910
4700
150
R3911
R3912
2200
2200
B7
B8
6
75
A17
A18
A19
A20
C3916
C3917
C3918
C3919
50V1
50V1
16V10
16V10
C3920
0.1
C3921
6V330
34
33
32
31
30
ALWAYS VCC CLAMP
(5V + 0.5V)
GAIN CTL
(0,2,4,6dB)
AMP
AMP
OR
SW3B)
NORMAL1
10V REG
TO
TO
REF
AUDIO
VCC 12V
DC
(12V + 0.5V)
VCC
CLAMP
-
L
11
12
13
14
15
C3933
C3934
16V100
0.01
R3986
1200
R3913
R3919
180
150
B6
B9
7
8
A6
A21
A23
A22
C3909
6V47
Q3901
R3905 22K
2SD1819A0L
(AMP)
R3907
27K
C3922
R3921
R3934
0.01
75
75
29
28
27
26
25
75
75
CONTROL VCC
(5V + 0.5V)
DR
DR
-
-
LPF
LPF
6dB
6dB
AMP
AMP
MUTE
SERIAL
CONTROL
VIDEO
MUTE
MUTE
FSS CONTROL
TERMINAL
100K
(L.M.H)
BLANKING
(L)
EXTEMAL
100K
CONTROL3
CLAMP
16
17
18
19
20
C3939
0.01
C3935
16V100
C3938
0.1
B10
B3
B13
9
A24
LB3923
LB3922
J0JGC0000020
J0JGC0000020
C3925
0.01
C3923
C3924
0.1
6V330
24
23
CLAMP
A
B
C
A
B
C
IC3901
D
C1AB00001776
(A/V BUFFER AND SWITCH)
A
B
C
DATA CLOCK
INTERFACE
BLOCK
21
22
R3975
R3976
100
100
B2
B1
DMR-E50EB/EG/GCS
Scart Schematic Diagram
10
A
B
C
D
E
F
R3903
22K
G
H
I
J
11
Advertisement
Table of Contents
