LG L705ix Service Manual page 134

Table of Contents

Advertisement

7. CIRCUIT DIAGRAM
1005
R202
VREG_MSMP_2.7V
VREG_AUDIO_2.7V
VREG_AUDIO_2.7V
0
AP_RESET_N
DC/DC for AP131 core (2MHz)
SLEEP_CLK
EBI2_ADDR(1)
1005
R208
EBI2_ADDR(2)
+VPWR
EBI2_ADDR(3)
LM3671IMFX-1.2NOPB
0
EBI2_ADDR(4)
U200
L200
2.2uH
EBI2_ADDR(5)
C200
1
5
10u
VIN
SW
VREG_AP_1.2V
EBI2_ADDR(6)
MIP2016D2R2M
EBI2_ADDR(7)
ELCP0010001
2
GND
C201
EBI2_ADDR(8)
22u
EBI2_ADDR(9)
3
4
AP_1.2V_EN
EN
FB
2012
EBI2_ADDR(10)
EBI2_ADDR(11)
EUSY0227203
EBI2_DATA(0)
EBI2_DATA(1)
EBI2_DATA(2)
EBI2_DATA(3)
EBI2_DATA(4)
EBI2_DATA(5)
EBI2_DATA(6)
EBI2_DATA(7)
EBI2_DATA(8)
EBI2_DATA(9)
EBI2_DATA(10)
EBI2_DATA(11)
EBI2_DATA(12)
EBI2_DATA(13)
EBI2_DATA(14)
EBI2_DATA(15)
Q200
KRX102E
TP219
CLK_19.2M_EN
VREG_MSMP_2.7V
VREG_CLK_2.7V
C223
0.1u
TG-5010LH_19_2M_75A
X200
EXSK0007802
1
4
VCONT
VCC
VREG_CLK_2.7V
2
3
GND
OUT
19.2M_CLK
C225
0.1u
19.2MHz
< DAC & AMP >
0
R230
VREG_MSME_1.8V
VREG_DAC_1.8V
0
R231
VREG_MSMP_2.7V
VREG_DAC_2.7V
as short as possible
100p
C227
6.8K
R234
2.2n C230
E1
PLLC
1000 pF
C231
F2
19.2M_CLK
CLKI
D5
DAC_RESET_N
_RST
TP220
E6
I2C_2_SCL
SCL
F6
U204
I2C_2_SDA
SDA
SPOUT1
YMU800-WZ
G4
R235
R236
I2S_BCLK
BCLK0
_SPOUT1_
2.2K
2.2K
F5
I2S_LCLK
LRCK0
SPOUT2
E5
I2S_DOUT
SDIN
VREG_MSMP_2.7V
HPOUTL
F3
BCLK1
HPOUTR
G3
LRCK1
F4
SDOUT
E2
_TEST
VREG_DAC_2.7V
VREG_DAC_2.7V
VREG_DAC_1.8V
0
R239
R240
VREG_DAC_3.0V
C245
C246
C247
0.1u
0.1u
1u
Copyright © 2008 LG Electronics. Inc. All right reserved.
Only for training and service purposes
3mA Output
< Audio Processor >
- CLK 122~165MHz
R200
100K
TP200
TP201
R201
100K
R203
100K
R204
100K
R205
100K
E3
SD_RSTB
AP_SD_RESET_N
TP205
J7
RESET_B
TP204
D4
0
SD_CLKI
H3
CLKIN
F3
R207
SD_CLKO
SDCC_CLK
G7
A0
H8
H2
A1
SD_CD
K8
G1
100K
R209
0603 100K
A2
SD_WP
J8
G2
A3
SD_CMD
SDCC_CMD
H10
A4
H9
F1
A5
SD_DATA0
G9
F2
A6
SD_DATA1
G10
F4
A7
SD_DATA2
TP212
G8
G3
A8
U201
SD_DATA3
TP213
F8
A9
TP214
F9
J10
100K
R214
A10
AP131
TM0
K9
100K
R215
TM1
A5
EUSY0303401
J9
100K
R216
D0
TM2
C5
K2
100K
R217
D1
TM3
B6
J2
100K
R218
D2
TM4
C6
C8
100K
R219
D3
TM5
B7
B3
100K
R220
D4
TM6
A7
A9
100K
R221
D5
TM7
C7
B9
DNI
R222
D6
TM8
C10
B10
100K
R223
D7
TM9
C9
A2
100K
R224
D8
TM10
D9
F7
0.1u
C210
D9
TMPW2
D10
E2
0.1u
C211
D10
TMPW3
D8
A1
D11
NC1
D7
K1
D12
NC2
E9
A10
D13
NC3
E8
K10
0603 100K
D14
NC4
E7
D15
VREG_AP_1.2V
VREG_AUDIO_2.7V
R225
0
VREG_AP_1.2V
VREG_SD_2.85V
VREG_AP_1.2V
VREG_AUDIO_2.7V
Select RCV / SPK
SPK_SW_ON : 0 --> NV (RCV)
U203
SPK_SW_ON : 1 --> NO (SPK)
NLAS5223BMNR2G
R227
GND
NC1
RCV+
6
5
15
R228
RCV-
NC2
IN1
7
4
Rev 1.3
15
IN2
COM1
8
3
COM2
NO1
SPK_N
9
2
R229
SPK_P
NO2
VCC
+VPWR
10
1
C226
0
0.1u
SPK_SW_ON
C1
MIN
D1
MIG
D2
MBS
47n
C234
D3
AUXL
HPH_L
47n
C235
C3
AUXR
HPH_R
B5
SPK_P
A6
B6
SPK_N
100u
C238
C4
HP_L
B4
B1
100u
C239
HPC
HP_R
C2
VREF
ROHM 2012 100uF Rev_D
C240
C241
0.1u
1u
0
+VPWR
< 2G 16bit LB NAND + 1G 32bit LPSDRAM : Toshiba >
Chip - 0603
SDRAM_DATA(0:31)
TP202
SDRAM_DATA(0)
U4
DQ0
SDRAM_DATA(1)
T4
DQ1
SDRAM_DATA(2)
T5
DQ2
SDRAM_DATA(3)
V5
DQ3
SDRAM_DATA(4)
U5
DQ4
SDRAM_DATA(5)
T6
DQ5
SDRAM_DATA(6)
V6
DQ6
SDRAM_DATA(7)
U7
DQ7
SDRAM_DATA(8)
T9
DQ8
SDRAM_DATA(9)
T10
DQ9
SDRAM_DATA(10)
V10
DQ10
SDRAM_DATA(11)
T11
DQ11
SDRAM_DATA(12)
U11
DQ12
SDRAM_DATA(13)
V11
DQ13
SDRAM_DATA(14)
T12
DQ14
SDRAM_DATA(15)
U12
DQ15
SDRAM_DATA(16)
P3
DQ16
SDRAM_DATA(17)
R3
DQ17
SDRAM_DATA(18)
P4
DQ18
SDRAM_DATA(19)
R4
DQ19
SDRAM_DATA(20)
P5
DQ20
SDRAM_DATA(21)
R5
DQ21
SDRAM_DATA(22)
P6
SDCC_DATA(0)
DQ22
SDRAM_DATA(23)
R6
SDCC_DATA(1)
DQ23
SDRAM_DATA(24)
P9
SDCC_DATA(2)
DQ24
SDRAM_DATA(25)
P10
SDCC_DATA(3)
DQ25
SDRAM_DATA(26)
R10
DQ26
SDRAM_DATA(27)
P11
DQ27
SDRAM_DATA(28)
R11
DQ28
SDRAM_DATA(29)
P12
DQ29
SDRAM_DATA(30)
R12
DQ30
SDRAM_DATA(31)
R13
DQ31
TP217
U8
SDRAM_DQM(0)
DQM0
T8
SDRAM_DQM(1)
DQM1
V7
SDRAM_DQM(2)
DQM2
U9
SDRAM_DQM(3)
DQM3
TYA000BC00HOGG
EBI2_DATA(0:7)
EBI2_DATA(0)
TP218
M11
IO1
EBI2_DATA(1)
M13
IO2
EBI2_DATA(2)
L10
IO3
EBI2_DATA(3)
L12
IO4
EBI2_DATA(4)
J9
IO5
EBI2_DATA(5)
H12
IO6
EBI2_DATA(6)
H10
IO7
EBI2_DATA(7)
G12
IO8
M12
EBI2_DATA(8)
IO9
L9
EBI2_DATA(9)
IO10
L11
EBI2_DATA(10)
IO11
K9
EBI2_DATA(11)
IO12
H13
EBI2_DATA(12)
IO13
H11
EBI2_DATA(13)
IO14
H9
EBI2_DATA(14)
IO15
G11
EBI2_DATA(15)
IO16
A1
NC1
A2
NC2
A3
NC3
A4
NC4
A11
NC5
A12
NC6
A13
NC7
A14
NC8
B1
NC9
B2
NC10
B3
NC11
B4
NC12
B11
NC13
B12
NC14
B13
NC15
B14
NC16
C1
NC17
C2
NC18
C5
NC19
C13
NC20
C14
NC21
SPK_RCV+
< MIC >
SPK_RCV-
SP0204 => 1.25T
SP0204LE5-PB
SUMY0010602
G3
R233
5
PWR
MICBIAS
4
G2
0
0.1u
C228
3
G1
MIC1N
2
OUT
MIC1P
1
0.1u
C229
MIC200
Rev C
- 135 -
SDRAM_ADDR(0:12)
TP203
C3
SDRAM_ADDR(0)
A0
D3
SDRAM_ADDR(1)
A1
E3
SDRAM_ADDR(2)
A2
E2
SDRAM_ADDR(3)
A3
D12
SDRAM_ADDR(4)
A4
C12
SDRAM_ADDR(5)
A5
D11
SDRAM_ADDR(6)
A6
C11
SDRAM_ADDR(7)
A7
D10
SDRAM_ADDR(8)
A8
C10
SDRAM_ADDR(9)
A9
E4
SDRAM_ADDR(10)
A10
D9
SDRAM_ADDR(11)
A11
47K
C9
SDRAM_ADDR(12)
A12
R206
L6
_WP
RESOUT_EBI2_N
K6
_WEN
EBI2_WE_N
D5
TP206
_RAS
SDRAM_RAS_N
D6
TP207
_WED
SDRAM_WE_N
VREG_MSMP_2.7V
E6
TP208
_CAS
SDRAM_CAS_N
C8
CLK
SDRAM_CLK
E5
TP209
_CS1
SDRAM_CS_N(0)
D7
_CS2
M3
TP210
ALE
NAND_ALE
M4
TP211
CLE
NAND_CLE
M9
_CE
NAND_CS_N
M10
_RE
EBI2_OE_N
M2
RY__BY
NAND_READY
D8
TP215
CKE
SDRAM_CLK_EN
C4
TP216
BA0
SDRAM_ADDR(13)
D4
BA1
SDRAM_ADDR(14)
C7
VCCD1
VREG_MSME_1.8V
D2
VCCD2
D13
VCCD3
V3
U202
VCCD4
V8
VCCD5
V12
VCCD6
V4
VCCQD1
V9
VCCQD2
K12
VCCN2
VREG_MSMP_2.7V
C6
VSS1
F7
VSS2
G2
VSS3
G13
VSS4
L13
VSS5
P2
VSS6
P13
VSS7
R8
VSS8
U2
VSS9
U6
VSS10
U10
VSS11
U13
VSS12
J12
NC63
J13
NC64
K1
NC65
K2
NC66
K3
NC67
K4
NC68
K5
NC69
K10
NC70
K11
NC71
K13
NC72
K14
NC73
L1
NC74
L2
NC75
L3
NC76
L4
NC77
L5
NC78
L14
NC79
M5
NC80
M6
NC81
N2
NC82
OJ200
OJ201
OJ202
OJ203
LGE Internal Use Only

Advertisement

Table of Contents
loading

Table of Contents