Table of Contents
Advertisement
7. CIRCUIT DIAGRAM
< All Chip Component - 0603 >
SDRAM_ADDR(0:14)
SDRAM_DATA(0:31)
SDRAM_DATA(0:31)
T8
SDRAM_DATA(31)
A1_22
T6
SDRAM_DATA(30)
A1_21
T4
SDRAM_DATA(29)
A1_20
R8
SDRAM_DATA(28)
A1_19
T2
SDRAM_DATA(27)
A1_18
T1
SDRAM_DATA(26)
A1_17
R6
SDRAM_DATA(25)
A1_16
R4
SDRAM_DATA(24)
A1_15
W4
SDRAM_DATA(23)
GPIO_74
V6
SDRAM_DATA(22)
GPIO_73
Y2
SDRAM_DATA(21)
GPIO_72
Y1
SDRAM_DATA(20)
GPIO_71
E1
SDRAM_DATA(19)
GPIO_70
R11
SDRAM_DATA(18)
GPIO_69
V4
SDRAM_DATA(17)
GPIO_68
U6
SDRAM_DATA(16)
GPIO_67
L6
SDRAM_DATA(15)
SDRAM1_D15
L8
SDRAM_DATA(14)
SDRAM1_D14
K4
SDRAM_DATA(13)
SDRAM1_D13
J1
SDRAM_DATA(12)
SDRAM1_D12
K6
SDRAM_DATA(11)
SDRAM1_D11
J2
SDRAM_DATA(10)
SDRAM1_D10
J4
SDRAM_DATA(9)
SDRAM1_D9
P4
SDRAM_DATA(8)
SDRAM1_D8
H4
SDRAM_DATA(7)
SDRAM1_D7
G2
SDRAM_DATA(6)
SDRAM1_D6
J6
SDRAM_DATA(5)
SDRAM1_D5
AB4
SDRAM_DATA(4)
SDRAM1_D4
D1
SDRAM_DATA(3)
SDRAM1_D3
AB2
SDRAM_DATA(2)
SDRAM1_D2
D2
SDRAM_DATA(1)
SDRAM1_D1
E2
SDRAM_DATA(0)
SDRAM1_D0
AC15
AP_CS_N
XMEM2_CS_N1
AF14
LCD_CS_N
LCD_CS_N_GPIO38
AF10
NAND_CLE
UB2_N
W14
NAND_CS_N
XMEM2_CS_N0
AF7
EBI2_OE_N
OE2_N
AF4
EBI2_WE_N
WE2_N
AE10
EBI2_DATA(0:15)
NAND_ALE
LB2_N_A2_0
T14
NAND_READY
NAND2_FLASH_READY_GPIO33
AA10
EBI2_DATA(15)
D2_15
AC9
EBI2_DATA(14)
D2_14
W10
EBI2_DATA(13)
D2_13
AA9
EBI2_DATA(12)
D2_12
AE7
EBI2_DATA(11)
D2_11
AC8
EBI2_DATA(10)
D2_10
W9
EBI2_DATA(9)
D2_9
AA8
EBI2_DATA(8)
D2_8
AC7
EBI2_DATA(7)
D2_7
AF5
EBI2_DATA(6)
D2_6
AA7
EBI2_DATA(5)
D2_5
AE5
EBI2_DATA(4)
D2_4
AC6
EBI2_DATA(3)
D2_3
AE4
EBI2_DATA(2)
D2_2
AF3
EBI2_DATA(1)
D2_1
AC5
EBI2_DATA(0)
D2_0
AF13
LCD_ADS
A2_20_GPIO34
AA14
A2_19
T13
A2_18
AC14
A2_17
AE14
A2_16
W13
A2_15
AC13
A2_14
AA13
A2_13
AF12
A2_12
AE12
EBI2_ADDR(11)
A2_11
AC12
EBI2_ADDR(10)
A2_10
AA12
EBI2_ADDR(9)
A2_9
W12
EBI2_ADDR(8)
A2_8
T12
EBI2_ADDR(7)
A2_7
AC11
EBI2_ADDR(6)
A2_6
AA11
EBI2_ADDR(5)
A2_5
AC10
EBI2_ADDR(4)
A2_4
W11
EBI2_ADDR(3)
A2_3
AF9
EBI2_ADDR(2)
A2_2
AE9
EBI2_ADDR(1)
A2_1
LGE Internal Use Only
WDOG_EN (1:Enable , 0:Disable)
Default Pull-up
MODE2 MODE1
MODE0
VREG_MSMP_2.7V
VREG_MSME_1.8V
0
0
BOOT_MODE3 BOOT_MODE2 BOOT_MODE1
0
0
0
1
1
0
REV ADC : 1.10V
1
1
Rev.1.0
C107
10%
0.1u
Place near
Rev_D
MSM pin W18
(CODEC VSS)
F25
SDCC_DAT1_GPIO99
M25
SDCC_DAT2_GPIO100
M26
SDCC_DAT3_GPIO101
AE3
MDP_VSYNC_SECONDA_GPIO104
AD2
MDP_VSYNC_PRIMARY_GPIO105
H25
WDOG_STB_SBCK1_GPIO0
F26
(WDOG_STB)
SBDT1_GPIO1
H11
PA_ON1_GPIO2
D5
GRFC9_GPIO12
(WCMDA 800 PAM enable)
J21
CAMCLK_PO_GP_MN_GPIO13
A6
GPIO28
N19
USB_RX_DATA_GPIO29
W15
XMEM2_CS_N2_GPIO35
AA15
XMEM2_CS_N3_GPIO36
AE13
LCD_EN_GPIO37
H9
GPIO43
B6
SYNTH2_GPIO65
F8
GPIO66
AA1
XMEM1_CS_N1_GPIO76
Y6
XMEM1_CS_N3_SDRAM1_CS_N1_GPIO77
L25
UART3_RFR_N_GPIO87
H6
UART2_DP_RX_DATA_GPIO89
F18
SYNTH0_GP_PDM0_GPIO92
H18
SBST1_GPIO93
H13
TX_AGC_ADJ
L13
TRK_LO_ADJ
F19
TP100
TCXO_EN_GPIO94
F17
PA_ON0
(WCMDA 2100PAM Enable)
A12
Q_OUT_N
B12
Q_OUT
A13
I_OUT_N
B13
I_OUT
F12
DAC_REF
W23
Q_IM_CH1
U101-1
V23
Q_IP_CH1
V25
I_IM_CH1
W25
I_IP_CH1
MSM6280_A
AA25
Q_IM_CH0
Y25
Q_IP_CH0
AB25
I_IM_CH0
EUSY0295601
AC25
I_IP_CH0
D17
GP_PDM2_PA_RAN_GE1
H17
GP_PDM1_PA_RAN_GE0
H15
TRST_N
D16
TCK
F15
TMS
D15
TDI
A17
TDO
H16
RTCK
K19
AUX_PCM_CLK_GRFC14_GPIO80
N21
TP101
AUX_PCM_DIN_GRFC13_GPIO14
G4
AUX_PCM_DOUT_GRFC12_GPIO103
1SEG_NULL
J8
AUX_PCM_SYNC_GRFC11_GPIO102
H12
TX_ON_GRFC10
B4
GRFC8_GPIO11
T23
GRFC7_GPIO10
T19
GRFX6_GPIO9
D11
GRFC5_AUX_SBST_GPIO8
H10
GRFC4_AUX_SBCK_GPIO7
F10
GRFC3_GPIO6
D9
GRFC2_GPIO5
A8
GRFC1_AUX_SBDT_GPIO4
B8
GRFC0_GPIO3
G23
BT_CLK_GPIO25
F23
BT_SBST_GPIO24
E26
BT_SBCK_GPIO23
E25
BT_SBDT_GPIO22
H21
BT_TX_RX_N_GPIO21
R19
BT_DATA_GPIO20
A22
MDDIC_DATP
A23
MDDIC_DATN
B22
MDDIC_STBP
B23
MDDIC_STBN
- 134 -
MODE
ADC
HKADC(4):PCB_Rev_ADC
( Default Pull-Down)
470K : 10K : 0.06V (Rev.A)
HKADC[0] - PM_ADC
470K : 68K : 0.34V (Rev.B)
HKADC[1] - VBATT_SENSE
0
Native, ARM JTAG
68K : 20K : 0.61V (Rev.C)
HKADC[2]
68K : 33K : 0.88V (Rev.D/E)
HKADC[3]
68K : 47K : 1.10V (Rev.1.0)
HKADC[4] - PCB_Rev_ADC
68K : 68K : 1.35V (Rev.F)
HKADC[5] - VBATT_TEMP
68K : 100K : 1.60V (Rev.G)
1
8-bit, NAND, Normal
1
16-bit, NAND, Normal
PMIC_AUXIN[1]
1
8-bit, NAND, Trusted
PMIC_AUXIN[2]
16-bit, NAND, Trusted
1
BY CAP - 0603
Rev_1.3
C102
C104
C140
4.7u
10n
4.7u
C108
C109
C110
C111
C112
10n
10n
10n
0.1u
0.1u
AP_INT_N
RC_RESET_N
RC_INT_N
LCD_MAKER_ID
C117
C118
C119
C120
C121
C123
C124
CLK_19.2M_EN
1000 pF
1000 pF
1000 pF
10n
2.2u
10n
10n
VGA_CAM_LDO_EN
PA_ON1
CAM_MCLK
1SEG_1.2V_EN
1SEG_BM_INT
C128
C129
C130
C131
C132
C133
2M_CAM_PWDN
1000 pF
1000 pF
1000 pF
1000 pF
1000 pF
1000 pF
VGA_CAM_PWDN
2M_CAM_AVDD_2.8V_EN
LCD_RESET_N
SCROLL_A
EAR_SENSE_N
STEREO_DET_N
TSIF_CLK
SLIDE_DET_N
AP_1.2V_EN
TX_AGC_ADJ
TRK_LO_ADJ
R109
2K
TCXO_EN
PA_ON0
C139
33nF
F1
TX_QM
VSS_PAD1_0
K1
TX_QP
VSS_PAD1_1
M1
TX_IM
VSS_PAD1_2
R1
TX_IP
VSS_PAD1_3
U1
DAC_REF
Near to MSM
VSS_PAD1_4
AF6
VSS_PAD2_0
AF11
VSS_PAD2_1
AF15
VSS_PAD2_2
R26
RX_QM
VSS_PAD3_0
B17
RX_QP
VSS_PAD3_1
A15
RX_IM
VSS_PAD3_2
A9
RX_IP
VSS_PAD3_3
U101-2
MSM6280_B
A18
VSSA1
A21
VSSA2
D13
PA_R0
VSSA3
( VSS_DAC )
D19
VSSA4
P26
JTAG_TRST_N
VSSA5
( VSS_PA_CTL_DAC )
U19
JTAG_TCK
VSSA6
V26
JTAG_TMS
VSSA7
W16
JTAG_TDI
VSSA8
W18
JTAG_TDO
VSSA9
W26
JTAG_RTCK
VSSA10
w18 (Analog VSS guard ring for CODEC)
AB26
VSSA11
AC16
TSIF_SYNC
VSSA12
AC26
VSSA13
AD25
VSSA14
( VSS_AUDIO_TX )
AF23
HOOK_SENSE_N
VSSA15
AF24
TX_ON
VSSA16
1SEG_I2C_SCL
1SEG_I2C_SDA
1SEG_RESET_N
1SEG_LOCK
SPK_SW_ON
DAC_RESET_N
Copyright © 2008 LG Electronics. Inc. All right reserved.
Only for training and service purposes
(CAD : 10uF=>Input MSMA_2.6V)
C103
C105
10u
0.1u
C113
C114
C115
C116
10n
10n
0.1u
0.1u
C125
C126
0.1u
0.1u
2200p cap => place between
D12(VDDA1) and F12(DAC_REF)
DAC_REF
C134
C135
C136
0.1u
0.1u
0.1u
Near to B18 (VDD_PLL)
VREG_MSMA_2.6V
C137
C138
10%
0.1u
10n
C26
RESERVED
C1
VSS_DIG_0
H1
VSS_DIG_1
W1
VSS_DIG_2
AC1
VSS_DIG_3
AF8
VSS_DIG_4
AF16
VSS_DIG_5
T26
VSS_DIG_6
G26
VSS_DIG_7
D26
VSS_DIG_8
A24
VSS_DIG_9
A14
VSS_DIG_10
A11
VSS_DIG_11
A5
VSS_DIG_12
AC23
VSS_DIG
AA21
NC
AA6
VSS39
AC4
VSS41
AE1
VSS43
AE2
VSS44
AE25
VSS45
AE26
VSS46
AF1
VSS47
AF2
VSS48
AF25
VSS49
AF26
VSS50
for VSS_THERMAL
Advertisement
Table of Contents
Troubleshooting
