B E L K Q u i c k S t a r t G u i d e
+
*((u32 *)0xF8000830) = 0x003F003F;
+
*((u32 *)0xF8000834) = 0x003F003F;
/* If Performance measurement is required
* then read the Global Timer value , Please note
that the
----CUT----
----CUT----
/*
* Read bootmode register
*/
BootModeRegister = Xil_In32(BOOT_MODE_REG);
BootModeRegister &= BOOT_MODES_MASK;
+
// always init QSPI
+
InitQspi();
/*
* QSPI BOOT MODE
*/
#ifdef XPAR_PS7_QSPI_LINEAR_0_S_AXI_BASEADDR
----CUT----
belk-sd-boot.patch
March, 2016
v . 1 . 0 . 9
56/66
Need help?
Do you have a question about the BORA Ultra Line ARM Cortex-A9 and is the answer not in the manual?
Questions and answers