Advertisement
B E L K Q u i c k S t a r t G u i d e
v . 1 . 0 . 9
Vivado Design
Suite
FSBL
Xilinx SDK
Compiler, debugger,
libraries, linker
Network Services
Boot Loader
TFTP
(2nd stage)
DHCP
Linux Kernel
NFS
Root File System
Serial terminal
Serial port driver
JTAG debugger
JTAG port
HOST
TARGET
March, 2016
23/66
Advertisement
Need help?
Do you have a question about the BORA Ultra Line ARM Cortex-A9 and is the answer not in the manual?
Questions and answers