Sharp CD-PC1881V Service Manual page 54

Hide thumbs Also See for CD-PC1881V:
Table of Contents

Advertisement

CD-PC1881V
ICV2 VHiD61012GC-1: MPEG Decoder (D61012GC)
SRAM
CD-DSP
INTERFACE
CDD
CDBCK
CD-ROM
CDLRCK
DECODER
CDEMPH
CDC2P0
HD7-HD0
HA
HCS
HRD
HWR
HDAK
HSELX
HSELA
INT
RESET
ICV4 VHiNJM2267M-1: Video operation amp. (NJM2267M)
Terminal Name
Pin No.
1
Clamp input terminal
2
GND
3
Sag correction terminal
4,5
Output terminal
6
Sag correction terminal
7
V+
8
Clamp input terminal
VIN2
VIN1
1
All manuals and user guides at all-guides.com
SRAM
A/V
sepa-
ration
Video
decoder
System
control
DRAM interface
X1,X2
MD15-0
MA8-0
Input of 1.9 V clamp, 1 Vp-p composite or Y-signal
Ground
Able to obtain an output without any sag by feeding back the sag, generated from output
coupling C, using the external C (see block diagram).
When not using the sag correction terminal, connect directly to the pin 4.
6 dB amplifier output. Able to drive 75? line.
Able to obtain an output without any sag by feeding back the sag, generated from output
coupling C, using the external C (see block diagram).
When not using the sag correction terminal, connect directly to the pin 5.
Power source
Input of 1.9 V clamp, 1 Vp-p composite or Y-signal.
8
6dB
Amp
2.2Ω
2.0kΩ
6dB
Amp
2.2kΩ
2.0kΩ
Figure 54 BLOCK DIAGRAM OF IC
OSD
Video interface
Inter-
NTSC/PAL
lace
encoder
Synchronized signal
generating circuit
Audio
decoder
Arbiter
MRAS
MCAS
MWE
Function
V+
7
75Ω
Vout2
5
Driver
75Ω
6
V5AG2
Correction terminal
75Ω
Vout1
4
Driver
75Ω
3
V5AG1
Correction terminal
2
GND
– 54 –
CBP3-CBP1
3ch
VIDEO
VOUT3-VOUT1
DAC
VCLK
HSYNC
VSYNC
CSYNC
AUDO
AUBCK
AULRCK
AUEMPH
AUCLK
VOUT2
(6dB)
VOUT2
VOUT1
(6dB)
VOUT1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents