Main (Damp) Circuit (1/3) - Panasonic SA-MAX3500PU Service Manual

Table of Contents

Advertisement

12.11. Main (DAMP) Circuit (1/3)

1
2
3
SCHEMATIC DIAGRAM - 10
A
A
MAIN (DAMP) CIRCUIT
B
IO
MI
VR
FA
IO
FE
MI
VR
FA
FA: MAIN (FAN LED) & MAIN (BLUETOOTH CONNECT): SCHEMATIC DIAGRAM - 1
FE: MAIN (FE): SCHEMATIC DIAGRAM - 2
C
IO: MAIN (IO EXPANSION): SCHEMATIC DIAGRAM - 3 ~ 4
MI: MAIN (MICON): SCHEMATIC DIAGRAM - 5 ~ 7
VR: MAIN (VREG FAN): SCHEMATIC DIAGRAM - 8 ~ 9
IO
IO
IO
MI
IO
MI
MI
D
MI
MI
MI
E
F
G
MI
DC_DET_AMP
H
1
2
3
4
5
6
: +B SIGNAL LINE
: OUTPUT SIGNAL LINE
: CD SIGNAL LINE
PW_SW3R3V
DGND
DSP_RESET
DSP_MUTE
I2C_SDA
I2C_SCL
DSP_SD01
R4108
DSP_SD00
R4109
DSP_WCK
R4110
G_DSP_BCK
4
5
6
7
8
9
: MIC/TUNER SIGNAL LINE
X4001
C4005
H0J245500110
2
1
3
4
R4002
1M
C4017
10
LB4001
J0JBC0000010
T1
48
47
46
45
44
43 42
41
40
39
38
37
C4010
1000P
1
36
220
R4015
2
35
220
C4011
R4016
1000P
3
SMUTE
[1] DVSS1
34
R4017
100
C4012
47P
[36] DVSS_PWM2
[2] RST_N
4
SDA
PWM4B
33
C4013
[35] DVDD_PWM1
R4018
100
5
SCL
[34] PWM4A
PWM3A
32
R4019
47P
100
[26] DVDD_PWM1
6
SDIN3
PWM3B
31
[25] DVSS_PWM1
THERMAL
R4027
PAD
7
SDIN2
IC4001
PWM2A
30
100
10K
8
SDIN1
VUEALLPT090
PWM2B
29
100
[12] DVSSCORE
9
LRCK
DSP
PWM1A
28
100
C4002
10
BCK
PWM1B
27
10
11
DVDD1
26
12
25
REG15
13
14
15
16
17
18
19
20
21
22 23
24
C4001
LB4003
100P
J0JBC0000010
C4003
1
C4024
0.01
7
8
9
66
10
11
12
12P
R4106
0
ABK
LB4002
100
J0JBC0000010
R4014
+PWM4
R4013
100
-PWM4
100
R4010
+PWM2
R4009
100
-PWM2
R4008
100
+PWM1
100
R4007
-PWM1
DAMP_RST
1/3
10
11
12
13
14
2/3
3/3
SA-MAX3500PU
13
14

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents