Advertisement

Quick Links

sales@artisantg.com
artisantg.com
(217) 352-9330 |
|
Click HERE
Find the Acces PCI-A12-16A at our website:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the PCI-A12-16A and is the answer not in the manual?

Questions and answers

Summary of Contents for Acces I/O products PCI-A12-16A

  • Page 1 (217) 352-9330 | Click HERE Find the Acces PCI-A12-16A at our website:...
  • Page 2 10623 Roselle Street, San Diego, CA 92121 • (858) 550-9559 • FAX (858) 550-7322 contactus@accesio.com • www.accesio.com MODEL PCI-A12-16A USER MANUAL FILE: MPCI-A12-16A.A1o...
  • Page 3 ACCES, nor the rights of others. IBM PC, PC/XT, and PC/AT are registered trademarks of the International Business Machines Corporation. Printed in USA. Copyright 2004, 2006 by ACCES I/O Products Inc, 10623 Roselle Street, San Diego, CA 92121. All rights reserved.
  • Page 4 Other than the above, no other warranty, expressed or implied, shall apply to any and all such equipment furnished or sold by ACCES. Manual PCI-A12-16A...
  • Page 5: Table Of Contents

    Operational Modes ............................. 24 Programming............................... 26 Programming Examples..........................29 Chapter 7: Calibration............................. 31 Chapter 8: Connector Pin Assignments ....................... 32 Table 8-1: Analog Connector Pin Assignments..................32 Table 8-2: Digital Connector Pin Assignments ..................33 Customer Comments............................34 Manual PCI-A12-16A...
  • Page 6: Chapter 1: Introduction

    AIM-16. SEL3-SEL0 are typically used for channel, and G2-G0 are used for gain. If no submulitplexer is being used, it is a good idea to use SEL3-SEL0 as ID tags. These values will comprise the top four bits of the data returned from the A/D converter. Manual PCI-A12-16A...
  • Page 7: Discrete Digital I/O

    A ±10V (±0.25) reference voltage is available from the A/D reference source for external use. This reference output can source up to 200 mA of current. The card requires only +5VDC and ±12VDC from the computer power supply. Manual PCI-A12-16A...
  • Page 8: Specifications

    -0.5 to +0.8 VDC at -0.4mA maximum. Output • Drivers are 74ABT245s. • Logic High: 2.0 VDC min., -32mA. • Logic Low: 0.5 VDC max., 64mA. • Power Output: +5 VDC from computer bus (onboard resettable 0.5A fuse). Manual PCI-A12-16A...
  • Page 9 • Operating Temp: 0 °C. to 50 °C. • Storage Temp: -20 °C. to +70 °C. • Humidity: 0 to 90% RH, non-condensing. • Power Required: +5VDC: 600 mA typical. +12VDC: 650 mA typical. -12VDC: 650 mA typical. Manual PCI-A12-16A...
  • Page 10 A/D TRIG LOGIC ADDRESS DIO0 DECODE 1MHz & XTAL SELECT 24 BITS 8255 DIGITAL INPUT / DIGITAL OUTPUT INTERFACE CONTROL REGISTER DIO23 DAC 0 INTERRUPT DAC 0 CONTROL DAC 1 CTR0 CTR2 CLOCK DAC 1 Figure 1-1: Block Diagram Manual PCI-A12-16A...
  • Page 11: Chapter 2: Installation

    Caution! * ESD A single static discharge can damage your card and cause premature failure! Please follow all reasonable precautions to prevent a static discharge such as grounding yourself by touching any grounded surface prior to touching the card. Manual PCI-A12-16A...
  • Page 12: Hardware Installation

    In DOS, the PCI\SOURCE directory shows the BIOS calls used to determine the address and IRQ assigned to installed PCI devices. In Windows, the Windows sample programs demonstrate querying the registry entries (created by PCIFind and NTIOPCI.SYS during boot-up) to determine this same information. Manual PCI-A12-16A...
  • Page 13: Chapter 3: Option Selection

    The range of each DAC is set by a block of switches on the board. The ranges correspond to switch settings as follows: Switch Range OFF OFF 0-2.5V OFF OFF OFF 0-5V OFF ON 0-10V OFF ON ±2.5V OFF OFF ON ±5V OFF ON ±10V Manual PCI-A12-16A...
  • Page 14 C H 7 4-20mA R P 1 R P 2 R P 3 FA C TORY U S E ON LY R P 5 R P 6 R P 7 R P 8 Figure 3-1: Option Selection Map Manual PCI-A12-16A...
  • Page 15: Chapter 4: Address Selection

    This code runs in DOS, and uses the PCI defined interrupt BIOS calls to query the PCI bus for card specific information. You will need the Device ID and Vendor ID listed above to use this code. Manual PCI-A12-16A...
  • Page 16: Chapter 5: Programming

    8255 Port A Input / Readback 8255 Port B Output 8255 Port B Input / Readback 8255 Port C Output 8255 Port C Input / Readback 8255 Control unused Tristate Enable / Disable unused Table 5-1: Register addresses on the card (hex) Manual PCI-A12-16A...
  • Page 17: Register Descriptions

    7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DIFF bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 SEL3 SEL2 SEL1 SEL0 (unused) Manual PCI-A12-16A...
  • Page 18 Base+2 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 SEL3 SEL2 SEL1 SEL0 DIFF Manual PCI-A12-16A...
  • Page 19 These registers are customarily written together in a single word write instruction. The value written is immediately output on DAC 0. Offset E & F DAC 1 These registers are customarily written together in a single word write instruction. The value written is immediately output on DAC 1. Manual PCI-A12-16A...
  • Page 20 Three common control bytes (in hex): 80 - Set all ports to output. 9B - Set all ports to input. This is their power-on configuration. 83 - Set ports A and C Hi to output, set ports B and C Lo to input. Manual PCI-A12-16A...
  • Page 21: Software Tristate Mode

    D7 set low. In the example above, the control byte to de-tristate the ports would be 01. This register can also be used to tristate the ports without changing their mode, by writing a control byte to Base + 14 with D7 set high. Manual PCI-A12-16A...
  • Page 22: Programming Guide

    = inport(base + 0); //C or C++ chan = (unsigned)rawdata >> 12; data = (rawdata << 4) >> 4; rawdata := portw[base + 0]; {Pascal} chan := rawdata shr 12; data := (rawdata shl 4) DIV 16; Manual PCI-A12-16A...
  • Page 23 A/D conversion data, and is useful as a marker if no mux is to be used. If you are allowing a user to dynamically create the point-list, the Channel FIFO status bits in the Offset 4 register can warn you when the FIFO is full. Manual PCI-A12-16A...
  • Page 24 "true". This can cause the appearance of "locking-up" a system if the IRQ handler does not remove the condition before exiting. In the case of FIFO based acquisition, this generally means reading enough data from the data FIFO that it is no longer more than half-full. Manual PCI-A12-16A...
  • Page 25: Chapter 6: Programmable Interval Timer

    Note that in this mode, to achieve the square wave, the counter decrements by two for the total loaded count, then reloads and decrements by two for the second part of the wave form. Manual PCI-A12-16A...
  • Page 26 In this mode, the counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of the trigger. Manual PCI-A12-16A...
  • Page 27: Programming

    * See section on Reading and Loading the Counters. RW0-RW1: These bits select the read/write mode of the selected counter. Counter Read/Write Function Counter Latch Command Read/Write LS Byte Read/Write MS Byte Read/Write LS Byte, then MS Byte Manual PCI-A12-16A...
  • Page 28 Counter 1, and C2 selects Counter 2. You can perform two types of operations with the Counter Control Byte. When CNT=0, the counters selected by C0 through C2 are latched simultaneously. When STA=0, the counter status byte is read when the counter Manual PCI-A12-16A...
  • Page 29 If a status latch command is issued before the hold register is read, then the first read will read the status, not the latched value. In this case, the latched value may be read after reading the status. Manual PCI-A12-16A...
  • Page 30: Programming Examples

    At the end of the timeout, the counter reaches zero and the counter output goes high. That output will remain high until re- triggered by the gate input. Manual PCI-A12-16A...
  • Page 31 The timeout is re-triggerable; i.e., a new cycle will commence if the gate goes high before a current cycle has timed out. Manual PCI-A12-16A...
  • Page 32: Chapter 7: Calibration

    The cards are calibrated through a software routine contained in the setup program. Once the card is setup, run the calibration sequence as shown in the program and make the calibration adjustments on RP1, RP2, RP3, RP5, RP6, RP7, and RP8 on the board. Manual PCI-A12-16A...
  • Page 33: Chapter 8: Connector Pin Assignments

    Chl 6 Analog High Input Chl 5 Analog High Input Chl 4 Analog High Input Chl 3 Analog High Input Chl 2 Analog High Input Chl 1 Analog High Input Chl 0 Analog High Input Table 8-1: Analog Connector Pin Assignments Manual PCI-A12-16A...
  • Page 34 Port A Bit 6 Port A Bit 5 Port A Bit 4 Port A Bit 3 Port A Bit 2 Port A Bit 1 Port A Bit 0 +5 VDC @ .5A (Fused) Table 8-2: Digital Connector Pin Assignments Manual PCI-A12-16A...
  • Page 35: Customer Comments

    If you experience any problems with this manual or just want to give us some feedback, please email us at: manuals@accesio.com. Please detail any errors you find and include your mailing address so that we can send you any manual updates. 10623 Roselle Street, San Diego CA 92121 Tel. (858)550-9559 FAX (858)550-7322 www.accesio.com Manual PCI-A12-16A...

Table of Contents